Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Method for Optimizing Analog Integrated Circuits

An optimization method and integrated circuit technology, applied in the direction of electrical digital data processing, special data processing applications, instruments, etc., can solve the problem of not being able to balance accuracy and efficiency at the same time, and achieve the effect of improving accuracy

Inactive Publication Date: 2011-12-21
FUDAN UNIV
View PDF2 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0011] The purpose of the present invention is to overcome the problem that the existing optimization method cannot take both precision and efficiency into consideration, and propose an analog integrated circuit optimization method with both high precision and high efficiency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Method for Optimizing Analog Integrated Circuits
  • A Method for Optimizing Analog Integrated Circuits
  • A Method for Optimizing Analog Integrated Circuits

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0039] In order to make the above objects, features and advantages of the present invention more obvious and understandable, the present invention will be further illustrated by a specific example below.

[0040] One embodiment of the invention is to attach image 3 The two-stage Miller-compensated op-amp circuit shown is optimized. The circuit consists of a bias circuit, a differential input stage and a common source amplifier stage; the resistor and capacitance Used for phase compensation. attached image 3 The two-stage Miller-compensated op amp shown has 18 design parameters: the length and width of the eight transistors ( ), bias current , and the compensation capacitor . Compensation resistance The value of is determined by other design parameters, namely ,here Represents a transistor the transconductance.

[0041] This design uses CMOS (Complementary Metal Oxide Semiconductor) process; we change the supply voltage , respectively fixed as , ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of integrated circuit design, in particular to an analog integrated circuit optimization method. The present invention combines a formula-based optimization method and a simulation-based optimization method: the performance parameters of the analog integrated circuit are expressed as a positive term model about the design variables, and the circuit is optimized by using the geometric programming method; in addition, the transistor-level SPICE is used The simulation results iteratively correct the normal model in the geometric programming problem to overcome the lack of accuracy of the normal model. The method optimizes the analog integrated circuit, can reach the optimization accuracy of SPICE level in a small calculation time, and solves the problem that the optimization efficiency and the optimization accuracy existing in the existing method cannot be balanced.

Description

Technical field [0001] The invention is an integrated circuit design or computer -assisted design technology field, which involves a method of simulation integrated circuit optimization. Background technique [0002] As the Integrated Circuit (IC) enters the era of SOC, the market demand for mixed signal integration circuits is increasing.The digital part of the hybrid signal IC can be achieved with the help of mature CAD (computer -aided design) tools and design methods. However, the simulation part is still mainly manual design, making it a bottleneck of SOC design.Therefore, the IC design field urgently needs to develop CAD software suitable for simulation integrated circuit design, the most important of which is the comprehensive tool. [0003] Since the end of the 1980s, the mainstream route of simulated integrated circuits is based on optimization methods, that is, design indicators as constraint conditions, and use numerical optimization technology (mathematical planning, ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
Inventor 李亨刘毅曾真董传盛
Owner FUDAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com