Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

MOS (Metal Oxide Semiconductor) transistor structure integrated with resistive random access memory and manufacturing method of MOS transistor structure

A technology of a resistive memory and a manufacturing method, which is applied to electric solid devices, semiconductor devices, electrical components, etc., can solve the problems of complex integrated structure of resistive memory and MOS transistors, unfavorable device process integration device development, etc., and achieves easy process integration. , the effect of simple process steps

Inactive Publication Date: 2012-10-03
FUDAN UNIV
View PDF5 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] As mentioned above, the integrated structure of RRAM and MOS transistors is complicated, which is not conducive to the process integration of devices and the development of devices in the direction of miniaturization.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • MOS (Metal Oxide Semiconductor) transistor structure integrated with resistive random access memory and manufacturing method of MOS transistor structure
  • MOS (Metal Oxide Semiconductor) transistor structure integrated with resistive random access memory and manufacturing method of MOS transistor structure
  • MOS (Metal Oxide Semiconductor) transistor structure integrated with resistive random access memory and manufacturing method of MOS transistor structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments. In the drawings, for the convenience of illustration, the thicknesses of layers and regions are enlarged or reduced, and the sizes shown do not represent actual sizes. Although these figures do not fully reflect the actual size of the device, they still completely reflect the mutual positions between the regions and the constituent structures, especially the upper-lower and adjacent relationships between the constituent structures.

[0032] figure 2 It is an embodiment of the MOS transistor structure of the integrated resistive memory disclosed in the present invention, and it is a cross-sectional view along the channel length direction of the device. Such as figure 2 As shown, the device is typically formed within a semiconductor substrate or doped well 20 that is typically doped with a low concentration of n-type or p-type impuriti...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of semiconductor memories and more particularly relates to an MOS (Metal Oxide Semiconductor) transistor structure integrated with a resistive random access memory and a manufacturing method of the MOS transistor structure. The MOS transistor structure integrated with the resistive random access memory, provided by the invention, comprises an MOS transistor and the resistive random access memory which are formed on a substrate, wherein a gate dielectric layer of the MOS transistor extends onto the surface of a drain region of the MOS transistor, and a resistive random access memory layer of the resistive random access memory is formed on the gate dielectric layer part which extends onto the surface of the drain region of the MOS transistor. According to the invention, the high-quality gate dielectric layer of the MOS transistor and the resistive random access memory layer of the resistive random access memory are obtained by a primary atomic layer deposition process, the resistive random access memory and the MOS transistor are integrated together, and the process steps are simple; and in addition, the manufacturing method can be compatible with a shallow trench isolation process, or a field oxide layer isolation process and a source / drain ion implantation or diffusion process and is convenient for process integration.

Description

technical field [0001] The invention belongs to the technical field of semiconductor memory, and in particular relates to a field-effect transistor structure of an integrated resistive variable memory and a manufacturing method thereof. Background technique [0002] The information reading and writing of the resistive variable memory is realized by reading or changing the resistance of the resistive variable material. The resistance value of the RRAM can have two different states of a high resistance state and a low resistance state under the action of an applied voltage, which can be used to represent two states of "0" and "1" respectively. Under different applied voltage conditions, the resistance value of the RRAM can be reversibly switched between a high-resistance state and a low-resistance state, so as to realize information storage. Resistive memory has the advantages of simple preparation, high storage density, low operating voltage, fast read and write speed, long ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L27/24H01L45/00
Inventor 林曦王鹏飞孙清清张卫
Owner FUDAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products