Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Reconfigurable microcomputer protection development platform based on FPGA

A development platform and microcomputer protection technology, which is applied in computer control, instruments, simulators, etc., can solve the problems of occupying CPU running time and low system work efficiency, so as to improve work efficiency, improve the ability to resist electromagnetic interference, and protect logic resources. The effect of the visit

Active Publication Date: 2014-07-23
NANJING GUODIAN NANZI WEIMEIDE AUTOMATION CO LTD
View PDF4 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In addition, the sampling control module of the traditional microcomputer protection directly transmits the sampling points to the protection module, and the logic decoding and arithmetic operations are performed separately, and the Fourier calculation is performed by the system application software, which takes up CPU running time; the watchdog technology adopts a task corresponding to For a watchdog chip, also takes up CPU runtime
System inefficiency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Reconfigurable microcomputer protection development platform based on FPGA
  • Reconfigurable microcomputer protection development platform based on FPGA
  • Reconfigurable microcomputer protection development platform based on FPGA

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] The technical scheme of the present invention will be described in further detail below in conjunction with the accompanying drawings and specific embodiments, so that those skilled in the art can better understand the present invention and implement it, but the examples given are not intended to limit the present invention.

[0027] Such as figure 1 As shown, a development platform based on FPGA reconfigurable microcomputer protection, including FPGA chip supporting Microblaze soft core, internal memory, external memory, parallel interface FRAM (ferroelectric memory), cache, AD converter, hardware frequency measurement circuit, watchdog circuit, level shifter, real-time clock (RTC), external communication interface, built-in communication interface and Ethernet interface. In addition to the internal memory, all peripheral devices are interconnected with the central processing unit through the AXI64-bit bus. Several peripheral devices use serial buses to save size and c...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a reconfigurable microcomputer protection development platform based on an FPGA. The development platform is characterized by comprising an FPGA chip supporting a Microblaze soft core, an internal storage, an external storage, a parallel interface FRAM, a cache, an AD converter, a hardware frequency measurement circuit, a watchdog circuit, a level shifter, a real-time clock, an external communication interface, an internal communication interface and an Ethernet interface, wherein the external storage, the parallel interface FRAM, the cache, the AD converter, the hardware frequency measurement circuit, the watchdog circuit, the level shifter, the real-time clock, the external communication interface, the internal communication interface and the Ethernet interface are respectively connected with the FPGA chip through AXI buses; logical decoding and protection calculation are fused together, and work efficiency is improved greatly. Logic control is encapsulated to an independent IP core according to a functional unit, the IP core is provided with a simple command interface, accordingly, complex procedures are simplified, complicated operations on an external device can be completed through an application software program only via command words, and programming is simplified. The functional unit having high requirements for the speed and real-time performance is achieved through hardware description languages, the characteristics of parallel computation and access according to positions of the FPGA are fully utilized, and the requirement for protecting the speed and real-time performance of the platform is achieved.

Description

technical field [0001] The invention relates to a development platform based on FPGA reconfigurable microcomputer protection. Background technique [0002] Microcomputer protection is a relay protection composed of microcomputers. It is the development direction of power system relay protection. It has high reliability, high selectivity, and high sensitivity. The hardware of the microcomputer protection device includes a microprocessor (single-chip microcomputer) as the core. Equipped with input and output channels, man-machine interface and communication interface, etc. Widely used in electric power, petrochemical, mining smelting, railway and civil construction, etc. [0003] The traditional microcomputer protection development platform adopts the implementation method of custom CPU. Once the CPU is finalized, its available resources and ports are relatively fixed. Compared with FPGA, it lacks sufficient flexibility and scalability. The FPGA design method is highly inher...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G05B19/042
Inventor 许学芳刘小波丁俊健刘万斌包明磊
Owner NANJING GUODIAN NANZI WEIMEIDE AUTOMATION CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products