Fast verification device for MAC (Message Authentication Code) of RSSP-II (Railway Signal Security Protocol-II) based on FPGAs (Field Programmable Gate Arrays)

A verification device and fast technology, applied in encryption devices with shift register/memory, security devices, secure communication devices, etc., can solve the problem of shortened end-to-end communication delay between RBC and in-vehicle equipment, and low processing efficiency of software programming. High reliability and security, increase data throughput, and shorten verification time.

Active Publication Date: 2018-12-04
SOUTHWEST JIAOTONG UNIV
View PDF8 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The message verification code of the MASL layer uses the DES data encryption standard as the basic algorithm. During the generation process, multiple rounds of iterations and data processing are required, which consume a lot of system resources and take up processing time.
The CPU is the core computing unit. If too many resources are consumed in the process of MAC verification, i...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fast verification device for MAC (Message Authentication Code) of RSSP-II (Railway Signal Security Protocol-II) based on FPGAs (Field Programmable Gate Arrays)
  • Fast verification device for MAC (Message Authentication Code) of RSSP-II (Railway Signal Security Protocol-II) based on FPGAs (Field Programmable Gate Arrays)
  • Fast verification device for MAC (Message Authentication Code) of RSSP-II (Railway Signal Security Protocol-II) based on FPGAs (Field Programmable Gate Arrays)

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] The core idea of ​​the present invention is to use FPGA as a coprocessor, design a kind of RSSP-II protocol MAC code rapid verification device, combine the advantage of FPGA parallel operation, liberate CPU system resource, be conducive to RBC, vehicle-mounted, TSRS equipment performance improvement, improve data throughput. The specific implementation method of this FPGA-based RSSP-II protocol MAC code fast verification device is as follows.

[0028] see figure 1 , a schematic diagram of the connection of the RSSP-II protocol MAC code fast verification device is given. Described wireless module comprises wireless transceiver device, communicates with FPGA through on-chip UART; Programmable logic array FPGA carries out hardware programming, comprises figure 2 The module division shown includes data interface module, MAC scheduling module, DES module, and dual-channel comparison module; channel comparison between FPGAs is through on-chip UART; 16-bit parallel bus is u...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a fast verification method for an MAC (Message Authentication Code) of an RSSP-II (Railway Signal Security Protocol-II) based on FPGAs (Field Programmable Gate Arrays). The FPGA1 and FPGA2 are programmed with the following module through programming language hardware: a data interface module, an MAC scheduling module, a DES module and a dual-channel comparison module, wherein the DES module comprises a DES top module, a DES core module, a Key-schedule sub-key generation module and a crp single-round circulation module; the dual-channel comparison module is used for communication between the two FPGAs, forms a two-out-of-two structure, and sends a dual-channel comparison status flag to a CPU through the data interface module when the two FPGAs are inconsistent in result; and subsequent message transmission is carried out if it passes the dual-channel comparison, otherwise, the process enters an error processing program. The fast verification device adopts the design method of a finite state machine and an assembly line, fully takes the consumption of system resources into account on the basis of ensuring the processing speed and achieves the balance betweenspeed and area. The fast verification device effectively reduces the CPU resource occupation of the RSSP-II for high-speed railway train-ground wireless security communication, greatly improves the data throughout, shortens the train-ground authentication delay and has higher security and reliability.

Description

technical field [0001] The invention relates to the technical field of rail transit safety communication, in particular to a wireless communication system adapted to the communication process of a CTCS-3 (Chinese Train Control System-3) level train operation control system with strict requirements on safety and delay. Background technique [0002] In the CTCS-3 train control system, during the communication and interaction process between RBC (Radio Block Center) wireless block center and TSRS (Temporary Speed ​​Restriction Server) temporary speed limit server, RBC and RBC equipment, RBC equipment and vehicle system equipment, according to The RSSP-II (Railway Signal Security Protocol-II) railway signal security communication protocol stipulates that it needs to meet the security requirements for open network communication in EN50159-2. The two parties in the communication run the message source verification security program respectively in the MASL message authentication se...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H04L29/06H04L9/32H04L9/06H04W12/00H04W12/06
CPCH04L9/0625H04L9/0631H04L9/3242H04L63/12H04W12/00
Inventor 王小敏张启鹤张文芳史增树
Owner SOUTHWEST JIAOTONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products