Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A gan field effect transistor with source-connected p-buried layer and drain field plate

A technology of drain field plate and source electrode, applied in the direction of semiconductor devices, electrical components, circuits, etc., can solve the problems of damage to device reliability, large leakage current, deterioration of device performance, etc. Pressure-resistant effect

Active Publication Date: 2021-06-22
HANGZHOU DIANZI UNIV
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The physical properties of the wide bandgap GaN material and the Si substrate are very different, such as the lattice constant and the thermal expansion coefficient do not match, which makes the heteroepitaxial growth of the GaN buffer layer on the silicon wafer inevitably produce lattice mismatch and Dislocations, while the stresses caused by the lattice constant and thermal expansion coefficient mismatch in the structure can also damage the reliability of the device, and finally in the GaN buffer layer can generate up to 10 10 cm -3 Defects
Due to the doping of impurities and point defects, the grown GaN is basically n-type doped, and the background leakage current is relatively large, which will easily lead to the deterioration of the performance of the device, which may cause premature breakdown of the device.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A gan field effect transistor with source-connected p-buried layer and drain field plate
  • A gan field effect transistor with source-connected p-buried layer and drain field plate
  • A gan field effect transistor with source-connected p-buried layer and drain field plate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] In order to make the purpose, technical solution and advantages of the present invention clearer, the present invention will be described in detail below in conjunction with the accompanying drawings.

[0016] The invention is a voltage-resistant AlGaN / GaN insulated gate field-effect transistor with a source-connected P-type buried layer and a drain field plate, such as image 3 As shown, it includes a source electrode 302, a drain electrode 303, a drain field plate 304, a gate electrode 305, a gate dielectric layer 306, a passivation layer 307, a barrier layer 308, a channel layer 309, a low-concentration trap-doped buffer layer 310, It is connected to the source electrode with a P-type buried layer 311 and a high-concentration trap-doped buffer layer 312 .

[0017] like figure 1 Shown is a schematic structural diagram of a traditional gate field plate insulated gate AlGaN / GaN field effect transistor, which can be used as one of the comparison devices of the present i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
lengthaaaaaaaaaa
Login to View More

Abstract

The invention discloses a GaN field effect transistor with a source-connected P buried layer and a drain field plate, comprising a gate, a source region, a gate dielectric layer, a passivation layer, a barrier layer, a channel layer, and a low-concentration trap-doped impurity buffer layer, high-concentration trap-doped buffer layer, P-type buried layer connected to the source, and drain field plate; the P-type buried layer connected to the source is located in the low-concentration trap-doped buffer layer, and the drain field plate is located passivation layer and gate extension. When the transistor of the present invention works at off-state high voltage, the P-type buried layer is connected to the drain to fully deplete the carriers in the channel and the buffer layer, thereby reducing the leakage current in the buffer layer and simultaneously modulating the gate-drain electric field distribution. On the basis that the P-type buried layer is connected to the drain, the drain field plate can further modulate the electric field at the drain end, and finally make the device with this structure better than the traditional pure gate field plate AlGaN / GaN insulated gate field effect transistor. Visible improvement.

Description

technical field [0001] The invention relates to a semiconductor power device for high withstand voltage, in particular to a voltage-resistant AlGaN / GaN insulated gate field-effect transistor with a source-connected P-type buried layer and a drain field plate. Background technique [0002] With the continuous development of the world economy, energy consumption continues to increase, non-renewable energy oil reserves are less and less, and the awareness of environmental protection crises in various countries is gradually increasing. In order to reduce the waste of electric energy in power conversion and control of power electronic systems The energy conversion efficiency of the enhancement mode power transistor, the core component in the power electronic system, has been receiving much attention. However, in the power electronic systems of various countries, the enhanced power switching devices used are still mainly Si-based MOSFETs and IGBTs. After years of development, the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/778H01L29/40
CPCH01L29/402H01L29/7783
Inventor 王颖罗昕于成浩曹菲
Owner HANGZHOU DIANZI UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products