Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor device structure and manufacturing method thereof

A technology of device structure and fabrication method, applied in semiconductor devices, semiconductor/solid-state device manufacturing, electric solid-state devices, etc., can solve the problems of insufficient device power, low device reliability, and difficulty in further reducing the channel length, and achieve a reduced area , Improve hole mobility, reduce the effect of short channel effect

Active Publication Date: 2019-02-01
SIEN QINGDAO INTEGRATED CIRCUITS CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0009] In view of the above-mentioned shortcomings of the prior art, the object of the present invention is to provide a semiconductor device structure and its manufacturing method, which are used to solve the problem of insufficient power of the device in the prior art, the difficulty of further reducing the channel length and the low reliability of the device The problem

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device structure and manufacturing method thereof
  • Semiconductor device structure and manufacturing method thereof
  • Semiconductor device structure and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0062] Embodiments of the present invention are described below through specific examples, and those skilled in the art can easily understand other advantages and effects of the present invention from the content disclosed in this specification. The present invention can also be implemented or applied through other different specific implementation modes, and various modifications or changes can be made to the details in this specification based on different viewpoints and applications without departing from the spirit of the present invention.

[0063] see Figure 2a ~ Figure 13 . It should be noted that the diagrams provided in this embodiment are only schematically illustrating the basic idea of ​​the present invention, so that only the components related to the present invention are shown in the diagrams rather than the number, shape and Dimensional drawing, the type, quantity and proportion of each component can be changed arbitrarily during actual implementation, and th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a semiconductor device structure and a manufacturing method thereof. The semiconductor device structure comprises a substrate, a P type semiconductor channel, an N type semiconductor channel, a gate medium layer, a gate electrode layer, P source and drain regions and N source and drain regions; the P type semiconductor channel is hung over the substrate, and a silicon-tritium passivation layer is formed in the surface of the P type semiconductor channel; the N type semiconductor channel is hung over the substrate, and a silicon-tritium passivation layer is formed in thesurface of the N type semiconductor channel; the gate medium layer surrounds the P type semiconductor channel and the N type semiconductor channel; the gate electrode layer surrounds the gate medium layer; the P source and drain regions are connected to the two ends of the P type semiconductor channel respectively; the N source and drain regions are connected to the two ends of the N type semiconductor channel; and the width of the cross section of the P type semiconductor channel is greater than that of the cross section of the N type semiconductor channel. Multiple layers of the device can be laminated in the unit area, the channel length of the device can be reduced effectively, the short channel effect can be reduced, the load capacity of the device is improved, and the integrated level and reliability of the device are improved.

Description

technical field [0001] The invention belongs to the design and manufacture of integrated circuits, in particular to a three-dimensional stacked junctionless passivation channel semiconductor device structure and a manufacturing method thereof. Background technique [0002] With the continuous development of semiconductor technology, the size of semiconductor devices is continuously reduced, the performance of driving current is continuously improved, and the power consumption is continuously reduced. production cost. [0003] Fin Field-Effect Transistor (FinFET) is a new complementary metal oxide semiconductor transistor. The shape of FinFET is similar to that of a fish fin. This design can improve circuit control and reduce leakage current, shortening the gate length of transistors. [0004] FinFET is an innovative design derived from the traditional standard transistor—Field-Effect Transistor (FET). In the traditional transistor structure, the gate can only control the ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/092H01L21/8238H01L29/423H01L29/786
CPCH01L21/823807H01L27/092H01L29/42392H01L29/78696B82Y10/00H01L21/82385H01L27/0922H01L29/0673H01L29/66439H01L29/66772H01L29/775H01L29/78654H01L21/823814H01L21/823821H01L21/823828H01L29/1033
Inventor 肖德元
Owner SIEN QINGDAO INTEGRATED CIRCUITS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products