Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Trench LDMOS transistor with convex extended buried oxide region

A technology of transistors and trenches, applied in semiconductor devices, electrical components, circuits, etc., can solve the problems of reducing the size of device cells and reducing the on-resistance of devices

Active Publication Date: 2021-04-27
杭州电子科技大学温州研究院有限公司 +1
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

On the other hand, the oxide trench can reduce the device cell size, thereby reducing the on-resistance of the device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Trench LDMOS transistor with convex extended buried oxide region
  • Trench LDMOS transistor with convex extended buried oxide region
  • Trench LDMOS transistor with convex extended buried oxide region

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] The present invention will be further described below in conjunction with drawings and embodiments.

[0020] Such as figure 1 As shown, the trench LDMOS transistor with a convex extended buried oxide region includes a substrate layer 13, a buried oxide layer 12, a silicon film layer and a device top layer. The substrate layer 13 is located at the bottom, the material is silicon, and P-type doping is adopted; the buried oxide layer 12 is located above the substrate layer, and the material is silicon dioxide; the silicon film layer is located above the buried oxide layer 12, and the silicon film layer includes a silicon body 1, Source region 2, drain region 3, oxidation trench 4, convex extended buried oxide region 5 and drift region 6; silicon body 1 and drain region 3 are located on different sides of the top of the silicon film layer; silicon body 1 is concave, and the material is silicon , using P-type doping; the source region 2 is located in the groove of the silic...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Lengthaaaaaaaaaa
Doping concentrationaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a trench LDMOS transistor with a convex buried oxide layer. The buried oxide layer is located above the substrate layer; a silicon film layer is positioned above the buried oxide layer; the silicon film layer comprises a silicon body, a source region, a drain region, an oxidation trench, a convex extended buried oxide region and a drift region; the oxidation trench is located at the top of the silicon film layer and located between the silicon body and the drain region; the convex extended buried oxide region is positioned at the bottom of the silicon film layer; a device top layer is arranged above the silicon film layer and comprises a source electrode, a gate oxide layer, a gate electrode, an extended oxide layer and a drain electrode; the gate oxide layer is located above the channel and completely covers the channel; the gate electrode is located right above the gate oxide layer and completely covers the gate oxide layer; the extended oxide layer is positioned above the silicon film layer and is in contact with one side, far from the source electrode, of the gate oxide layer; and the drain electrode completely covers the drain region and is in contact with one side, far from the gate oxide layer, of the extended oxide layer. According to the invention, the electric field distribution is improved through the coupling between the oxidation trench and the convex extended buried oxide region, and the conduction resistance and the quality factor are more excellent.

Description

technical field [0001] The invention belongs to the field of semiconductor high-voltage power devices, and is a trench lateral double-diffused metal oxide semiconductor (Lateral Double-diffused Metal Oxide Semiconductor, LDMOS) transistor with a convex extended buried oxygen region. Background technique [0002] For high-voltage semiconductor devices, improving the trade-off relationship between breakdown voltage and on-resistance is an important research direction. Generally speaking, in order to improve the performance of high-voltage LDMOS transistors, higher breakdown voltage (BreakdownVoltage, BV) and lower on-resistance (On-resistance, R on ). For this reason, various LDMOS transistors such as dielectric field enhancement structure, trench structure, and field plate structure have appeared. Among them, the device with the trench structure can effectively adjust the electric field distribution in the drift region, and the oxidation trench acts as a lateral insulating ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/78H01L29/423
CPCH01L29/7825H01L29/4236
Inventor 胡月丁怡张惠婷程瑜华王高峰
Owner 杭州电子科技大学温州研究院有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products