Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Silicon carbide UMOSFET device integrated with SBD, and preparation method thereof

A silicon carbide and device technology, used in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as affecting device reliability, increasing system area, and large forbidden band width.

Pending Publication Date: 2021-05-18
GLOBAL POWER TECH CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, due to the large bandgap of silicon carbide materials, the turn-on voltage of the parasitic PiN diodes integrated in silicon carbide MOSFET devices is mostly around 3V, which cannot provide freewheeling effects for silicon carbide MOSFET devices themselves.
Therefore, in power electronic system applications such as full bridges, it is often necessary to connect a Schottky diode in antiparallel as a freewheeling diode, which greatly increases the area of ​​the system.
In addition, since the gate oxide layer has a trench-shaped configuration, the electric field concentration generated at the corner is larger than that in the drift region of the device, so that the gate oxide layer may be broken down before the breakdown occurs in the body region, which greatly affects device reliability

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Silicon carbide UMOSFET device integrated with SBD, and preparation method thereof
  • Silicon carbide UMOSFET device integrated with SBD, and preparation method thereof
  • Silicon carbide UMOSFET device integrated with SBD, and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0057] like figure 1 The illustrated embodiment provides an SBD-integrated silicon carbide UMOSFET device, which includes: a bottom-up third metal 30 , an N+ substrate 11 and an N- epitaxial layer 12 .

[0058] The N- epitaxial layer 12 has a first P+ implantation region 23 , a second P+ implantation region 20 , a first spacer (not shown) and a first P-well region 21 . The first P-well region 21 has a first N+ implantation region 22 (the depth of the first P-well region 21 is greater than the depth of the first N+ implantation region 22 ).

[0059] The device also includes: a gate dielectric layer 26 covering the bottom and sidewalls of the first trench 24; a gate 27 located on the gate dielectric layer 26 and filling the first trench 24; a first metal 28, the first metal 28 A first ohmic contact is formed on the upper surface of part of the first N+ implantation region 22, the side surface of the first P- well region 21, and the upper surface of the second P+ implantation re...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
widthaaaaaaaaaa
widthaaaaaaaaaa
depthaaaaaaaaaa
Login to View More

Abstract

The invention provides a silicon carbide UMOSFET device integrated with an SBD, and a preparation method thereof. The device comprises third metal, an N+ substrate and an N- epitaxial layer from bottom to top, and the N- epitaxial layer is provided with a first P- well region, a first N+ injection region, a first P+ injection region, a second P+ injection region, a first groove and a second groove. The device further comprises a first metal, wherein the first metal covers part of the upper surface of the first N+ injection region, the side surface of the first P- well region and the upper surface of the second P+ injection region to form ohmic contact; and a second metal, wherein the second metal covers the upper surface of the first interval to form Schottky contact. According to the silicon carbide UMOSFET device integrated with the SBD, an additional Schottky diode is integrated, so that the follow current capability of the device is improved; and meanwhile, the electric field concentration phenomenon at the left and right groove corners of the gate oxide layer is effectively shielded or relieved by utilizing the deep P+ shielding region and the P+ injection region partially surrounding the groove corners, so that the reverse voltage endurance capability and the use reliability of the device are improved.

Description

【Technical field】 [0001] The invention relates to a silicon carbide UMOSFET device integrating SBD and a preparation method thereof. 【Background technique】 [0002] In recent years, with the continuous development of power electronic systems, higher requirements have been placed on the power devices in the system. Silicon (Si)-based power electronic devices have been unable to meet the requirements of system applications due to the limitations of the material itself. [0003] As a representative of the third-generation semiconductor material, silicon carbide (SiC) material is far better than silicon material in many characteristics. As a commercialized device in recent years, silicon carbide MOSFET devices have great potential to replace existing IGBTs in terms of on-resistance, switching time, switching loss and heat dissipation performance. [0004] However, due to the large bandgap of silicon carbide materials, the turn-on voltage of the parasitic PiN diodes integrated ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/78H01L29/06H01L29/16H01L29/417H01L29/45H01L29/47H01L21/336
CPCH01L29/0607H01L29/0684H01L29/1608H01L29/41741H01L29/45H01L29/47H01L29/66068H01L29/7827H01L29/7839
Inventor 施广彦秋琪李昀佶
Owner GLOBAL POWER TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products