Unlock instant, AI-driven research and patent intelligence for your innovation.

Flip chip packaging unit and packaging method

A technology of flip-chip and packaging methods, which is applied to electrical components, electrical solid devices, circuits, etc., can solve problems such as increased risk of damage, and achieve the effects of improved heat dissipation, controllable costs, and good protection

Pending Publication Date: 2021-08-31
CHENGDU MONOLITHIC POWER SYST
View PDF18 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At present, when the integrated circuit chip is flip-chip packaged, the chip is wrapped with a plastic packaging material and then the plastic packaging material on the back of the chip is removed to expose the back of the chip to improve the heat dissipation effect. However, the back of the chip is exposed during storage or transportation. increased risk of damage

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Flip chip packaging unit and packaging method
  • Flip chip packaging unit and packaging method
  • Flip chip packaging unit and packaging method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0009] In the following detailed description of the present disclosure, numerous specific details of circuits, elements, methods, etc. are described for a better understanding of the embodiments of the present disclosure. Those skilled in the art will understand that the present disclosure may be practiced without some of the details. In order to explain the present disclosure clearly, some details well known to those skilled in the art will not be repeated here.

[0010] figure 1 A partial longitudinal (Z-axis direction) cross-sectional view of the flip-chip packaging unit 100 according to an embodiment of the present disclosure is illustrated. figure 1 It can be regarded as a cross-sectional view of the flip-chip packaging unit 100 on the X-Y plane in a vertical coordinate system defined by mutually perpendicular X-axis, Y-axis and Z-axis. Such as figure 1 As an example, the flip-chip packaging unit 100 may include at least one integrated circuit chip 102 packaged therein...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention provides a flip chip packaging unit and a packaging method for manufacturing the flip chip packaging unit. The flip chip packaging unit may include an integrated circuit wafer, a winding substrate, an underfill material and a heat conduction protection layer, wherein the integrated circuit waferhas a wafer first surface on which a plurality of metal posts are fabricated and a wafer second surface opposite to the wafer first surface; the winding substrate is provided with a substrate first surface and a substrate second surface opposite to the substrate first surface, and the wafer first surface of the integrated circuit wafer faces the substrate second surface and is welded on the winding substrate; the underfill material fills a gap between the wafer first surface of the integrated circuit wafer and the substrate second surface; and the heat conduction protection layer at least wraps, covers and is in direct contact with a part of the wafer second surface and the wafer side surface of the integrated circuit wafer, so that the heat dissipation performance of the integrated circuit wafer can be improved, and meanwhile, the heat conduction protection layer can play a better role in protecting the integrated circuit wafer.

Description

technical field [0001] Embodiments of the present disclosure relate to integrated circuits, and in particular, to packaging structures and packaging methods for flip chips. Background technique [0002] Flip-chip packaging of chips with integrated circuits is a type of integrated circuit packaging. For integrated circuit chips that need to handle higher power, heat dissipation performance is a design index that needs to be considered. At present, when the integrated circuit chip is flip-chip packaged, it is used to wrap the chip with plastic packaging material and then remove the plastic packaging material on the back of the chip to expose the back of the chip to improve the heat dissipation effect. However, the back of the chip is exposed during storage or transportation. Increased risk of damage. Contents of the invention [0003] In one aspect, the present disclosure provides a flip-chip packaging unit, which may include: an integrated circuit wafer having a first sur...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L23/31H01L23/373H01L21/56
CPCH01L23/3121H01L23/373H01L21/563H01L23/36H01L23/49822H01L23/552H01L24/16H01L24/92H01L24/13H01L2224/95H01L2224/81801H01L24/94H01L24/97H01L2224/94H01L2224/83104H01L2224/92125H01L2224/97H01L24/81H01L2224/73204H01L2224/32225H01L24/83H01L2224/16227H01L2224/32105H01L2224/32106H01L2224/32058H01L24/32H01L2224/32013H01L2224/133H01L2224/13294H01L2224/13147H01L2224/11H01L2924/00014H01L2924/00012H01L2224/81H01L2224/83H01L2924/014H01L21/561H01L23/3675H01L24/73H01L2224/13553H01L2224/16235H01L2924/1811H01L2924/18161H01L2924/182
Inventor 蒲应江蒋航郭秀宏
Owner CHENGDU MONOLITHIC POWER SYST
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More