Check patentability & draft patents in minutes with Patsnap Eureka AI!

Fabrication method of semi-floating gate transistor

A technology of a semi-floating gate transistor and a manufacturing method, which is applied in the fields of semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of high requirements on lithography process, unfavorable mass production, affecting device performance, etc., and achieves economical savings. Floating gate material, simple fabrication method, and effect of improving device performance

Active Publication Date: 2022-06-17
WUHAN XINXIN SEMICON MFG CO LTD
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, in this process, since the contact window 10a is very small (for example, 0.05 μm wide), the requirements for the photolithography process are very high. Usually, an immersion photolithography machine is used, and at least two layers of anti-reflection are formed by a multi-layer coating process. layer and photoresist layer to make a mask; in addition, oxygen atoms are introduced during the process of removing the mask after etching, which causes a layer of native oxide (native oxide) to grow easily on the substrate surface in the contact window area, which It will affect the contact between the semi-floating gate formed at the contact window and the substrate, which will affect the performance of the device, which is not good for mass production

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fabrication method of semi-floating gate transistor
  • Fabrication method of semi-floating gate transistor
  • Fabrication method of semi-floating gate transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] The fabrication method of the semi-floating gate transistor of the present invention will be further described in detail below with reference to the accompanying drawings and specific embodiments. The advantages and features of the present invention will become more apparent from the following description. It should be understood that the drawings in the description are all in a very simplified form and in non-precise scales, and are only used to facilitate and clearly assist the purpose of explaining the embodiments of the present invention.

[0033] It should be noted that the terms "first", "second", etc. hereinafter are used to distinguish between similar elements, and are not necessarily used to describe a specific order or chronological order. It is to be understood that the terms so used are interchangeable under appropriate circumstances, eg, to enable the embodiments of the invention described herein to operate in other sequences than described or illustrated h...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention relates to a manufacturing method of a semi-floating gate transistor. In the manufacturing method, a gate dielectric material layer, a first floating gate material layer and a mask material layer are sequentially formed, and then the patterned mask material layer is used as a mask and the gate dielectric material layer is used as a barrier to etch the first floating gate material layer. The floating gate material layer is used to form the second opening defining the contact window setting area on the semiconductor substrate, and then the mask material layer and the gate dielectric material layer located in the contact window setting area are removed by using a maskless method to form a semi-floating gate. Compared with the method of using the mask structure obtained by multi-layer coating to make the contact window, the manufacturing method of the present invention is more convenient, and the contact window is obtained directly after etching in a maskless manner, without further processing. Removing the mask material can reduce the influence of the original oxide layer, and help to make a good contact between the subsequently formed semi-floating gate and the semiconductor substrate, thereby helping to improve device performance and facilitate mass production.

Description

technical field [0001] The present invention relates to the technical field of semiconductors, and in particular, to a method for fabricating a semi-floating gate transistor. Background technique [0002] Semiconductor memories are used in various electronic fields. Among them, a non-volatile memory (Non Volatile Memory, NVM) can store data for a long time in the case of power failure. Floating Gate Transistor (FGT) is a mainstream non-volatile memory device. In general, floating gate transistors have a stacked gate structure comprising a floating gate (floating gate) and a control gate (control gate) at least partially covering the floating gate, wherein the floating gate is surrounded by an insulating dielectric , by applying a high voltage to control the carriers to pass through the gate insulating layer in the way of tunneling (Fowler-Nordheim) or hot carrier injection, thereby changing the amount of stored charge in the floating gate, the threshold voltage of the tran...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L29/06H01L21/336
CPCH01L29/7841H01L29/0603H01L29/0684H01L29/66477
Inventor 龚风丛曹开玮
Owner WUHAN XINXIN SEMICON MFG CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More