Silicon-based MEMS infrared light source and preparation method thereof
An infrared light source, silicon-based technology, applied in the field of infrared light sources, can solve the problems of high process preparation cost, thermal radiation energy dissipation, and high cost, and achieve the effects of enhancing infrared emission efficiency, stable working temperature, and high working temperature.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0048] like figure 1 and 2 As shown, the first embodiment of the present invention provides a silicon-based MEMS infrared light source, including a substrate 1, a blocking support layer 2, a blocking layer 3, a heating electrode supporting layer 8, a heating electrode layer 5, an insulating protective layer 6, and an electrode layer 4 and radiation layer 7, the barrier support layer 2 is arranged on the substrate 1, the barrier layer 3 is arranged on the surface of the barrier support layer 2, and the heater electrode support layer 8 and The electrode layer 4, the barrier layer 3 is provided with a heating electrode layer 5, an insulating protective layer 6 and a radiation layer 7 in sequence.
[0049] likefigure 1 and 2 As shown, a conical groove 10 is provided at the center of the blocking support layer 2 , and the blocking layer 3 is attached to the inner wall of the groove 10 .
[0050] like figure 1 and 2 As shown, a groove 10 is provided at the center of the blockin...
Embodiment 2
[0055] The second embodiment of the present invention provides a preparation method of the above-mentioned silicon-based MEMS infrared light source, and the preparation method includes the following steps:
[0056] S1, the silicon wafer is cleaned with inorganic acid and alkali to obtain a substrate 1 for use;
[0057] S2, depositing a low-stress silicon nitride monolayer support film on the surface of the substrate by LPcvd to form a barrier support layer 2;
[0058] S3, prepare a layer of concave photoresist by grayscale photolithography on the deposited barrier support layer 2;
[0059] S4, etching the silicon wafer after the grayscale photolithography, etching the photoresist and the blocking support layer 2 at the same time, and etching the blocking support layer 2 into a concave shape;
[0060] S5, depositing patterned metal gold on the etched barrier support layer 2, and the gold is deposited inside the pit to form the barrier layer 3;
[0061] S6, perform LPCVD depos...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 

