Light-emitting diode (LED) epitaxial wafer
An LED epitaxial wafer, N-type technology, applied in the direction of electrical components, circuits, semiconductor devices, etc., can solve the problems of uneven current distribution, low effect and brightness, and current congestion in the epitaxial layer, and achieve the enhancement and improvement of electronic horizontal expansion capabilities Brightness and light efficiency, the effect of reducing the driving voltage
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment approach 1
[0034] Prepare sample 1 according to the traditional way, its structure is as figure 1 shown. In addition, sample 2 was prepared according to the present invention, and its structure is as figure 2 shown. The difference between sample 1 and sample 2 is that sample 2 uses 16 alternate structural layers composed of N3-1 layer and N3-2 layer instead of the N3 layer in sample 1, and details can be referred to Table 1. Sample 1 and sample 2 were plated with an ITO layer of 200nm under the same pre-process conditions, a Cr / Pt / Au electrode of 130nm under the same conditions, and a protective layer of SiO2 under the same conditions. 2 About 50nm, and then under the same conditions, the sample was ground and cut into chip particles of 762μm×762μm (30mi×30mil), and then sample 1 and sample 2 each selected 150 crystal grains at the same position. Under the same packaging process, Packaged into a white LED. Then an integrating sphere was used to test the photoelectric properties of s...
Embodiment approach 2
[0039] Sample 3 was prepared according to the traditional way, and its structure is as figure 1 shown. In addition, sample 4 was prepared according to the present invention, its structure is as figure 2 shown. The difference between sample 3 and sample 4 is that sample 4 uses 15 alternate structural layers consisting of N3-1 layer and N3-2 layer instead of the N3 layer in sample 3, see Table 2 for details. Samples 3 and 4 were plated with 180nm of ITO layer under the same pre-process conditions, 120nm of Cr / Pt / Au electrodes were plated under the same conditions, and the protective layer of SiO was plated under the same conditions. 2 About 50nm, then grind and cut the sample into chip particles of 250μm×457μm (10mi×18mil) under the same conditions, then select 150 crystal grains at the same position for sample 3 and sample 4, and package them under the same packaging process into a white LED. Then an integrating sphere was used to test the photoelectric properties of sampl...
PUM
Property | Measurement | Unit |
---|---|---|
Thickness | aaaaa | aaaaa |
Thickness | aaaaa | aaaaa |
Thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com