Unlock instant, AI-driven research and patent intelligence for your innovation.

Decoupling capacitor structure in integrated passive device (IPD) and manufacturing method of decoupling capacitor structure

A technology for integrating passive devices and decoupling, which is applied in semiconductor/solid-state device manufacturing, electrical solid-state devices, semiconductor devices, etc., and can solve problems such as unfavorable signal integrity design, signal interference of packaging substrate PCB boards, and unfavorable device miniaturization.

Inactive Publication Date: 2015-04-15
SEMICON MFG INT (SHANGHAI) CORP
View PDF6 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, for conventional IPD devices, decoupling capacitors are realized through external integration, such as capacitors on the package substrate PCB, such as figure 1 As shown, the capacitor 102 at the position is set on the packaging substrate 101 to realize the decoupling capacitance of the IPD device 100, but the method and structure are not conducive to the miniaturization of the device, and additional signals on the packaging substrate PCB board are introduced Interference, detrimental to signal integrity design
[0006] Therefore, in summary, the structure of the decoupling and capacitance in the IPD device in the prior art has a large size, and also generates interference signals, which affects the performance of the device, so the structure needs to be improved to eliminate the above disadvantages

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Decoupling capacitor structure in integrated passive device (IPD) and manufacturing method of decoupling capacitor structure
  • Decoupling capacitor structure in integrated passive device (IPD) and manufacturing method of decoupling capacitor structure
  • Decoupling capacitor structure in integrated passive device (IPD) and manufacturing method of decoupling capacitor structure

Examples

Experimental program
Comparison scheme
Effect test

preparation example Construction

[0055] In order to solve the problems in the prior art, the present invention provides a method for preparing a decoupling capacitor in an integrated passive device, including: providing a semiconductor substrate as the lower plate of the decoupling capacitor, in the semiconductor substrate Doped with ions;

[0056] forming a hard mask layer on the semiconductor substrate, etching the semiconductor substrate to form trenches in the semiconductor substrate to define the decoupling capacitor region;

[0057] Depositing a dielectric layer in the trench as a dielectric layer of the decoupling capacitor;

[0058] Filling the trench with a conductive material as the upper plate of the decoupling capacitor;

[0059] forming a contact hole on the upper plate to electrically connect the decoupling capacitor;

[0060] An integrated passive device is formed on the contact hole, and an electrical connection is formed with the decoupling capacitor through the contact hole, so as to reali...

Embodiment 1

[0071] Attached below Figure 2a-2h The first embodiment of the structure of the decoupling capacitor in the integrated passive device of the present invention will be further described.

[0072] First, a semiconductor substrate 201 is provided, and ion doping is performed on the semiconductor substrate 201 .

[0073] Specifically, in the present invention, the semiconductor substrate 201 may be at least one of the materials mentioned below: silicon, silicon-on-insulator (SOI), silicon-on-insulator (SSOI), silicon-germanium-on-insulator (S-SiGeOI), silicon germanium on insulator (SiGeOI) and germanium on insulator (GeOI), etc., other active devices can also be formed in the semiconductor substrate.

[0074] In the present invention, the substrate can be P-type or N-type, and in this embodiment, the substrate is a P-type substrate.

[0075] Next, perform ion doping on the semiconductor substrate 201, specifically, perform N-type doping on the surface of the P-type substrate, ...

Embodiment 2

[0119] Combine below Figures 3a-3c Another embodiment of the present invention will be further described.

[0120]In this embodiment mode, a semiconductor substrate 201 is first formed, and the semiconductor substrate 201 is ion-doped to form a hard mask layer on the semiconductor substrate 201; using the hard mask layer as a mask , etch the semiconductor substrate 201, form a trench 20 in the semiconductor substrate 201 to define the decoupling capacitor region; fill the trench 20 with a doped sacrificial oxide layer 206, and then perform Diffusion step, stripping and removing the sacrificial oxide layer 206; Figure 2e pattern shown. The forming step can refer to the method in Example 1, but is not limited to this method.

[0121] Then step 301 is executed to fill the trench 20 with a doped semiconductor material 213 .

[0122] Specifically, refer to Figure 3a In this step, the doped semiconductor material 213 is selected as the upper plate of the decoupling capacitor...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a decoupling capacitor structure in an integrated passive device (IPD) and a manufacturing method of the decoupling capacitor structure. The manufacturing method includes providing a semiconductor substrate as a lower electrode plate of a decoupling capacitor, and doping ions in the semiconductor substrate; forming a patterned hard mask layer on the semiconductor substrate and etching the semiconductor substrate so as to form a groove in the semiconductor substrate and define a decoupling capacitor area; depositing a medium layer in the groove as a medium layer of the decoupling capacitor; filling the groove by conductive materials as an upper electrode plate of the decoupling capacitor; forming a contact hole in the upper electrode plate so as to be electrically connected with the decoupling capacitor. The decoupling capacitor structure is capable of removing interference of high radio-frequency signals, in-chip integration of the decoupling capacitor and the IPD is realized, and miniaturization of multifunctional passive devices can be promoted.

Description

technical field [0001] The invention relates to the field of semiconductors, in particular, the invention relates to a decoupling capacitor structure in an integrated passive device and a preparation method thereof. Background technique [0002] For the increasing demand for high-capacity semiconductor storage devices, the integration density of these semiconductor storage devices has attracted people's attention. In order to increase the integration density of semiconductor storage devices, many different methods have been adopted in the prior art, such as by reducing the wafer size. And / or change the internal structure unit to form multiple memory units on a single wafer. For the method of increasing the integration density by changing the unit structure, attempts have been made to reduce the unit area. [0003] With the continuous development of semiconductor technology and the wide application of integrated circuits and large integrated circuits, the components that mak...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/02H01L23/64
CPCH01L21/02H01L23/64H01L23/642H01L2224/48091H01L2224/73265H01L2924/00014
Inventor 刘煊杰张海芳
Owner SEMICON MFG INT (SHANGHAI) CORP