Check patentability & draft patents in minutes with Patsnap Eureka AI!

Preparation method for split gate trench MOSFET(metal-oxide-semiconductor-field-effect-transistor)

A split gate and trench technology, applied in semiconductor/solid-state device manufacturing, electrical components, semiconductor devices, etc., can solve the problems of small source contact area, poor avalanche performance, low trench density, etc., and achieve wide source area , low RSP, and increased trench density

Inactive Publication Date: 2015-05-27
WUXI TONGFANG MICROELECTRONICS
View PDF5 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] In view of the above-mentioned shortcomings of the prior art, the purpose of the present invention is to provide a method for preparing a split-gate trench MOSFET, which is used to solve the problem of small contact area of ​​the source region, poor avalanche performance, and trench MOSFET prepared in the prior art. Problems such as low slot density

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Preparation method for split gate trench MOSFET(metal-oxide-semiconductor-field-effect-transistor)
  • Preparation method for split gate trench MOSFET(metal-oxide-semiconductor-field-effect-transistor)
  • Preparation method for split gate trench MOSFET(metal-oxide-semiconductor-field-effect-transistor)

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0040] Embodiments of the present invention are described below through specific examples, and those skilled in the art can easily understand other advantages and effects of the present invention from the content disclosed in this specification. The present invention can also be implemented or applied through other different specific implementation modes, and various modifications or changes can be made to the details in this specification based on different viewpoints and applications without departing from the spirit of the present invention.

[0041] Please refer to attached picture. It should be noted that the diagrams provided in this embodiment are only schematically illustrating the basic idea of ​​the present invention, and only the components related to the present invention are shown in the diagrams rather than the number, shape and shape of the components in actual implementation. Dimensional drawing, the type, quantity and proportion of each component can be change...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention provides a preparation method for a split gate trench MOSFET (metal-oxide-semiconductor-field-effect-transistor). The preparation method comprises the following steps: (1) providing a substrate, and growing an epitaxial layer on the surface of the substrate; (2) etching the epitaxial layer to form a trench with a first depth, depositing a nitride layer on the surface of the trench, then corroding off the nitride layer at the bottom of the trench, and retaining the nitride layer on the side wall; (3) continuously etching the epitaxial layer material at the bottom of the trench to reach a second depth, and thermally growing an oxide layer attached to the side wall and the bottom of the trench which is not covered by the nitride layer; (4) filling the lower part of the trench with a first conductive material, removing the nitride layer on the side wall, and manufacturing an isolating layer on the surface of the first conductive material; (5) growing a gate oxide layer covering the exposed side wall of the upper part of the trench, and filling the upper part of the trench with a second conductive material to form the split gate trench MOSFET with the narrower upper part and the wider lower part. The device structure prepared by the preparation method disclosed by the invention can acquire a larger source region area and a larger source region contact hole; the avalanche characteristic is enhanced; furthermore, the density of the trench can be increased, and lower RSP can be obtained.

Description

technical field [0001] The invention relates to the preparation of a semiconductor device, in particular to a preparation method of a split gate type trench MOSFET. Background technique [0002] For semiconductor devices commonly used in power electronic systems and power management, the power Metal-Oxide-Semiconductor-Field-Effect-Transistor MOSFET (Metal-Oxide-Semiconductor-Field-Effect-Transistor), or Insulated Gate Field-Effect Transistor, is widely introduced . [0003] Trench power MOSFET is a new high-efficiency and power switching device developed after MOSFET. It adopts trench gate structure field effect transistor, which not only inherits the high input impedance of MOS field effect transistor (≥10 8 Ω), small driving current (about 0.1μA), and also has excellent characteristics such as high withstand voltage, large working current, high output power, good transconductance, and fast switching speed. It is precisely because it combines the advantages of electron t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/28H01L21/336
Inventor 白玉明刘锋张海涛
Owner WUXI TONGFANG MICROELECTRONICS
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More