Unlock instant, AI-driven research and patent intelligence for your innovation.

A method to reduce the parasitic capacitance of millimeter-wave algan/gan HEMT gate

A parasitic capacitance and millimeter wave technology, which is applied in the manufacture of circuits, electrical components, semiconductors/solid-state devices, etc., can solve problems such as increased process costs, difficult to ensure overlaying, and easy flip gates

Active Publication Date: 2021-07-13
NO 55 INST CHINA ELECTRONIC SCI & TECHNOLOGYGROUP CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, the direct use of the bare gate process is not suitable for the preparation of GaN HEMT devices
In addition, the bare gate process itself has certain shortcomings: the bare gate structure has no dielectric assistance during the gate forming process, the stripping is easy to reverse the gate, and the stability of the subsequent process is not high
For the stacked gate process, its disadvantages are: 1. Two steam gate process plus three photolithography or electron beam direct writing process plus one etching process, the steps are complicated and the process cost increases; 2. Photolithography or electron beam It is difficult to ensure overlay in the step of direct writing dielectric etching, especially for small-sized gates; 3. The thickness of the passivation dielectric in the stacked gate process will increase the corresponding parasitic capacitance.
[0004] In summary, a single "T" gate or "Y" gate process is insufficient for millimeter-wave GaN HEMT devices at high frequencies.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A method to reduce the parasitic capacitance of millimeter-wave algan/gan HEMT gate
  • A method to reduce the parasitic capacitance of millimeter-wave algan/gan HEMT gate
  • A method to reduce the parasitic capacitance of millimeter-wave algan/gan HEMT gate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] ginseng figure 1 , the present application discloses a method for reducing the parasitic capacitance of the millimeter-wave AlGaN / GaN HEMT gate. A dielectric is grown on the epitaxial material 105 of the microwave millimeter-wave chip, and the dielectric includes a SiC substrate 101, an epitaxial channel, and a barrier Layer 102, source-drain electrodes 103, and T-shaped grid 104. The T-shaped grid 104 is fabricated by electron beam one-shot molding.

[0015] ginseng figure 2 , the method for reducing the parasitic capacitance of the millimeter-wave AlGaN / GaN HEMT gate includes the following steps: peel off the gate metal, passivate the gate structure with a dense medium 202 with better isotropy, and the thickness of the passivated dense medium 202 is relatively thin And the passivated dense medium 202 has a very low BOE corrosion rate, the BOE corrosion rate of the passivated dense medium 202 is for a specific ratio of deionized water and BOE corrosion solution, the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for reducing the parasitic capacitance of a millimeter-wave AlGaN / GaN HEMT gate. The main structure of the microwave millimeter-wave chip includes a SiC substrate, an epitaxial channel, a barrier layer, a source-drain electrode and a T-type gate. The T-type gate structure Prepared by one-step electron beam forming, the method for reducing the parasitic capacitance of a millimeter-wave AlGaN / GaN HEMT gate includes the following steps: stripping off the gate metal, passivating the gate structure, and the passivated dense dielectric has the property of resisting the corrosion of BOE solution; growing Capacitive medium; photolithography process is used to expose the gate and the capacitor structure is protected by glue; use BOE solution to corrode the capacitive medium, control the time to remove the capacitive medium on both sides of the gate and retain the passivation medium. Different dielectrics are used as passivation and capacitor dielectrics to selectively remove parasitic capacitances on both sides of the gate. This method uses high-density high-temperature SiN dielectrics for gate passivation, and uses low-density low-temperature SiN dielectrics as capacitors. The difference in BOE corrosion rate between gate passivation and capacitor removal removes the capacitor dielectric on both sides of the gate to reduce the gate parasitic capacitance.

Description

technical field [0001] The invention relates to a gate preparation process, in particular to a method for reducing parasitic capacitance of a millimeter-wave AlGaN / GaN HEMT gate. Background technique [0002] The three generations of semiconductors have broad application prospects in the high frequency field of microwave and millimeter wave chips. Millimeter-wave GaN HEMT devices have the advantages of high operating voltage, output power above watt level, high power density and operating frequency up to 100GHz. A major process bottleneck that restricts the development of high-frequency devices is the parasitic problem associated with small-size gates. At present, the gate process of GaN millimeter-wave HEMT devices is generally based on "T" gate or "Y" gate based on electron beam direct writing. However, the bare gate process is commonly used in the gate process for preparing a "T"-shaped gate or a "Y"-shaped gate. The so-called bare gate process means that no medium is ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/335
CPCH01L29/66431
Inventor 吴少兵高建峰
Owner NO 55 INST CHINA ELECTRONIC SCI & TECHNOLOGYGROUP CO LTD