Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Automatic test platform of high-speed ADC chip and test method

An automatic test and chip technology, applied in the direction of automatic test system, electronic circuit testing, etc., can solve the problem of short test process time-consuming, and achieve the effect of improving test efficiency, high test efficiency and high test rate.

Inactive Publication Date: 2017-10-24
苏州迅芯微电子有限公司
View PDF3 Cites 25 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

It can achieve a certain degree of rapid and automated testing of a large number of chips, but the testing scheme based on this equipment has many limitations, especially for high-speed ADC chips. The test accuracy of the static characteristics and dynamic characteristic parameters of the chip under test needs to provide adjustable frequency amplitude or high-precision analog input signal; for the data of the data output interface of the high-speed ADC chip under test, the processing core needs to provide adjustable Delayed delay IO module, and provide calibrated synchronous algorithm driver for high-speed ADC; high-speed computing core is required to ensure the fast operation of parameter processing algorithm; and corresponding upper computer control module is required to control the process or test equipment and display and store the results ; While completing the above functions, it is also necessary to ensure that the entire testing process takes a short time and is fully automatic

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Automatic test platform of high-speed ADC chip and test method
  • Automatic test platform of high-speed ADC chip and test method
  • Automatic test platform of high-speed ADC chip and test method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] The technical solutions described in the present invention will be clearly and completely described below in conjunction with an embodiment of the present invention and the accompanying drawings. Apparently, the described embodiment is only a part of the embodiments of the present invention, not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0043] see figure 1 As shown, the automatic test platform of a kind of high-speed ADC chip of the present invention is made up of five parts: ADC sub-board, test motherboard, FPGA core board, host computer and test equipment.

[0044] The ADC sub-board includes the ADC chip placement test socket, the basic working circuit of the chip and the chip interface that leads out. The device for placing the ADC chip is used to replace the ADC chip. After testing one ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an automatic test platform of a high-speed ADC chip and a test method. The automatic test platform comprises an ADC daughter board, a test mother board, a FPGA core board, an upper computer, and a test device. The ADC daughter board comprises a device placing a tested ADC chip, an ADC chip basic working circuit and a lead-out chip interface connected with an ADC chip device. The basic working circuit ensures normal operation of the tested ADC chip. The lead-out chip interface leads out interfaces of the tested ADC chip and makes the interfaces connect with the test mother board through a high-speed interface, the interfaces of the tested ADC chip being required to measure. The test mother board is connected with the ADC daughter board and the FPGA core board. The FPGA core board is connected with the upper computer, and is used to complete tasks of program control and data processing. The upper computer communicates with the FPGA core board, and is used to control a test process. The test device comprises a signal source and a power supply, and provides signals and power required by the whole automatic test platform. The automatic test platform and the test method can rapidly test all performance indexes of high-speed ADC.

Description

technical field [0001] The invention belongs to the technical field of testing integrated circuit chips, and in particular relates to an automatic testing platform and a testing method applied to high-speed analog-to-digital converter chips. Background technique [0002] High-speed ADC chips (analog-to-digital converters) are widely used in the fields of radar, optical communication, software radio and mobile communication. With the continuous improvement of the conversion rate and sampling accuracy of ADC chips, the test tasks of a large number of chips after mass production are heavy and very important, and higher requirements are placed on the existing test system; the test tasks include testing various types of ADC chips. Characteristic parameters: static characteristics, dynamic characteristics, data\clock output characteristics and power consumption characteristics, etc. [0003] At present, mass production testing of chips in the field of chip manufacturing adopts te...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/28
CPCG01R31/2834
Inventor 王潜
Owner 苏州迅芯微电子有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products