Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Design method of master/slave station cards for implementing Powerlink industrial real-time Ethernet communication

A design method and Ethernet technology, applied in the bus network, data exchange network, data exchange through path configuration, etc., can solve the problems of large signal transmission jitter, unstable transmission, slow transmission rate, etc., to improve real-time, The effect of improving communication speed and saving cost

Active Publication Date: 2018-11-16
中工科安科技有限公司 +2
View PDF3 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] The open Powerlink resource package is an entry-level protocol stack for realizing Powerlink industrial real-time Ethernet communication. If you use the open Powerlink resource package to design and implement Powerlink industrial real-time Ethernet communication and carry out product design, it is impossible to implement the "Ethernet Powerlink communication profile Specifications" (GB / T27960-2016) stipulated technical indicators
It has the following disadvantages: large signal transmission jitter, slow transmission rate, long cycle period, multiple chips are required at the same time, and the design is complicated, which causes problems such as slow response of Powerlink industrial real-time Ethernet communication, unstable transmission, and high communication cost.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Design method of master/slave station cards for implementing Powerlink industrial real-time Ethernet communication
  • Design method of master/slave station cards for implementing Powerlink industrial real-time Ethernet communication
  • Design method of master/slave station cards for implementing Powerlink industrial real-time Ethernet communication

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0042] see figure 2 , the Powerlink master / slave station card model diagram of the present invention, and figure 1 In contrast, when the present invention designs and realizes the master / slave station card of Powerlink industrial real-time Ethernet communication, Powerlink industrial real-time Ethernet communication model is made up of user layer+Powerlink industrial real-time Ethernet communication IP core (hereinafter referred to as IP core), wherein IP core = kernel layer + MAC layer, and the communication between the user layer and the IP core is realized through the CAL interface in each layer. The user layer contains the CAL interface—PCIe interface, and the IP core contains the CAL interface——PCIe_to_EPL. figure 2 The CAL interface shown is a high-speed serial communication interface. In order to ensure synchronous communication, a synchronous data cache and asynchronous data cache software modules are designed in the IP core.

[0043] The event register module of t...

Embodiment 2

[0069] For the design method of the master / slave station card realizing Powerlink industrial real-time Ethernet communication in embodiment 1, its functional structure and design method are as follows.

[0070] Step 1: The main control chip of the card is composed of FPGA, and other main electronic components include: power management chip, network transceiver physical layer PHY, FLASH chip, DDR3 memory, clock chip, etc.

[0071] For example, select an FPGA chip supporting the PCIe high-speed serial interface, and use a hardware description language to construct the kernel layer and the Mac layer of the Powerlink protocol stack (master / slave station) inside the FPGA.

[0072] It is the key technology that the kernel layer of Powerlink master / slave station adopts HDL hardware description language to realize. The core layer of the master station is mainly the core of the master station, which includes data sending and receiving buffer module, interrupt generation module, timer m...

Embodiment 3

[0090] For the design method of the master / slave station card realizing Powerlink industrial real-time Ethernet communication in embodiment 1, the following detailed scheme is provided.

[0091] 1. Program analysis

[0092] (1) Program structure

[0093] The structure of the Powerlink master / slave station card in this scheme is as follows image 3 As shown, the block diagram of the internal functional modules of the Powerlink master / slave card and the upper computer is as follows Figure 4 shown. The core layer and MAC layer of the Powerlink protocol stack are completed in the card FPGA through logic code, and then connected to the CPU of the host computer through the PCIe interface, and the host computer runs the user layer code of the Powerlink protocol stack. The master card is connected to the PCIe female socket of the network card in the PC through the PCIe golden finger, and then the host computer can use the two Powerlink Ethernet ports of the board to communicate wi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a design method of master / slave station cards for implementing Powerlink industrial real-time Ethernet communication. The master / slave station cards can be configured to be a Powerlink industrial real-time Ethernet communication master station card or slave station card. During the designing process, a kernel layer and an MAC layer of a Powerlink protocol stack are constructed inside an FPGA and a CAL driver is also constructed and is connected with the kernel layer. When the master / slave station cards are used, a gold finger is inserted into an upper computer main board CAL mother base and the upper computer operates the CAL interface driver and a user layer and an application program of the Powerlink protocol stack. According to the invention, with the high-speedserial differential signal CAL interface inside the Powerlink protocol stack, the high-speed transmission of over one hundred megabyte as well as the signal stability is guaranteed, the communicationrate is increased, and the cycle time is shortened, so that the communication real-time performance is improved.

Description

technical field [0001] The invention relates to a design method of industrial real-time Ethernet communication equipment in the field of industrial field bus technology, in particular to a design method of a master / slave station card for realizing Powerlink industrial real-time Ethernet communication. Background technique [0002] The combination of CPU+FPGA is often used in the open Powerlink resource package to realize the Powerlink master station or slave station. The openPowerlink resource package discloses a method of using open MAC (Hub) and open Powerlink Applicationstack to design and implement a Powerlink master station or slave station. [0003] figure 1 It is an existing open Powerlink model diagram, open Powerlink protocol stack = user layer + session abstraction layer + kernel layer + MAC layer. Except that the MAC layer is implemented through hardware description language programming and runs on the FPGA, the other layers are all implemented through computer ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L12/40H04L29/08
CPCH04L12/40019H04L12/40176H04L69/03H04L69/30H04L2012/40215
Inventor 文长明文可项曦文储成君尹若嵬
Owner 中工科安科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com