Method for manufacturing fine wire (below 30 mum) of packaging substrate by lamination method
A technology for integrated circuits and packaging substrates, applied in the field of integrated circuit manufacturing, can solve the problems of decreased bonding force of dielectric materials, difficulty in meeting the requirements of fine wire production, low energy of copper atoms, etc., and achieves the effect of easy and controllable operation.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0029] Below in conjunction with accompanying drawing and embodiment this patent is further explained and illustrated. But the scope of protection of this patent is not limited to the specific implementation.
[0030] Implementation example
[0031] In this example, fine wires with a line width / line spacing of 20 μm / 20 μm are produced on the high-density packaging substrate interlayer dielectric material ABF film produced by the build-up process. The specific production process is as follows:
[0032] Lamination technology is used to complete the interlayer dielectric material ABF film pressing and curing the package substrate to be processed → ABF film surface mechanical grinding → baking plate → ion implantation of nickel → electroless copper plating → baking → micro-etching chemical treatment → paste photosensitive dry film → Pattern transfer → pattern electroplating copper → photosensitive dry film removal → differential etching → complete fine wire production. Specific ...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


