Unlock instant, AI-driven research and patent intelligence for your innovation.

Preparation method of GaN-based p-type grid structure

A gate structure, p-type technology, used in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of inconsistent etching depth, high difficulty in etching rate control, and poor device characteristics consistency, reducing Oxidation and corrosion time, reduction of lateral corrosion effect, effect of ensuring process controllability

Active Publication Date: 2019-03-01
INST OF ELECTRONICS ENG CHINA ACAD OF ENG PHYSICS
View PDF4 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, at present, the preparation of p-type gate structure still adopts dry etching technology based on inductive coupling (ICP) or reactive ion etching (RIE). On the one hand, dry etching is easy to cause damage to the GaN surface and cause device performance degradation; On the other hand, dry etching is difficult to control the etching rate and the etching depth is inconsistent, resulting in poor consistency of device characteristics within and between chips, thereby reducing the yield of GaN products
On the other hand, the wet etching technology for the p-type gate structure is still immature. At the same time, the wet etching process will inevitably introduce lateral corrosion, which will affect the controllability of the device process.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Preparation method of GaN-based p-type grid structure
  • Preparation method of GaN-based p-type grid structure
  • Preparation method of GaN-based p-type grid structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0035] The present invention will be described in detail below through specific embodiments and accompanying drawings.

[0036] A method for preparing a GaN-based p-type gate structure, such as Image 6 As shown, the steps include:

[0037] 1) Coating photoresist on the surface of the gallium nitride-based material, and photoetching the pattern of the area to be etched; the gallium nitride-based material is a customized epitaxial wafer structure, and the customized epitaxial wafer structure includes from bottom to top: epitaxy Substrate, channel layer, barrier layer, GaN cut-off layer, p-type gate layer, GaN capping layer;

[0038] 2) if figure 2 As shown, using dry etching technology, using photoresist as a mask, etch the GaN cap layer in the area to be etched on the surface of the gallium nitride-based material and the corresponding p-type gate layer with a thickness of 90%±5% below. , and then remove the remaining photoresist;

[0039] 3) performing oxidation treatment...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention provides a preparation method of a GaN-based p-type grid structure. The preparation method comprises the following steps: coating the surface of a gallium nitride based material with a photoresist, and photoetching the pattern of an area to be etched; etching by using a dry method, taking the photoresist as a mask, etching a GaN cap layer and a p-type grid layer with 90% thickness inan exposed area, and removing remaining photoresist; carrying out oxidation treatment on the treated gallium nitride based material; putting the gallium nitride based material into a corrosive solution for etching so as to obtain the GaN-based p-type grid structure. According to the method, the preparation of the GaN-based p-type grid structure is completed by adopting mixed etching of dry methodand wet method; the problem of surface damage caused by dry method etching is solved through wet method etching, and the uniformity of etching depth is guaranteed through self-stop characteristic; and the thickness of etching required by wet etching is obviously reduced through dry method etching, so that the oxidation and etching time required by using wet method etching purely can be greatly reduced, the efficiency is improved, the side etching effect is reduced preferably, and the technological controllability is guaranteed.

Description

technical field [0001] The invention relates to the semiconductor technical field of GaN-based (GaN) materials and devices, in particular to a preparation method of a GaN-based p-type gate structure. Background technique [0002] Devices based on AlGaN / GaN, InGaN / GaN, InAlGa / GaN, etc. are collectively referred to as gallium nitride-based devices, such as AlGaN / GaN heterostructure field effect transistors (heterostructure field effect transistors, HFET), heterojunction bipolar Transistor (heterostructure bipolar transistor, HBT), etc. Gallium nitride-based devices have the advantages of strong breakdown field, high electron mobility, and high saturation speed. They are considered to be strong competitors for the next generation of power switching devices, and have been favored by researchers in recent years. [0003] However, due to the strong spontaneous polarization and piezoelectric polarization effects of the heterojunction structure in the above material system, GaN-bas...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/335H01L21/28H01L21/3213
CPCH01L29/66462H01L21/28H01L21/32139
Inventor 徐哲周阳
Owner INST OF ELECTRONICS ENG CHINA ACAD OF ENG PHYSICS