32-bit MCU chip test system and test method thereof

A technology of chip testing and testing methods, which is applied in automated testing systems, electronic circuit testing, electrical measurement, etc., can solve problems such as difficulty in yield analysis, low effective accuracy of multiple simulation indicators, and undisclosed serial port configuration instructions of communication protocols. , to achieve high-quality production testing requirements, save personnel efficiency costs, and achieve good user experience effects

Inactive Publication Date: 2019-04-16
CHIPSEA TECH SHENZHEN CO LTD
View PDF8 Cites 22 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The application discloses testing through the upper computer and the lower computer, but does not reveal the communication protocol and specific serial port configuration instructions
[0004] For 32-bit MCU chip products, the existing CP testing machine cannot provide an analog signal supply below 1mV. The effective accuracy of testing multiple analog indicators is low, the flexibility is poor, and the repeated test time is long, and the yield rate of the chip cannot be determined. The analysis and control of the situation will bring difficulties to the subsequent yield analysis work, and there is no contact resistance and leakage current detection, voltage and current signal quantity test, ADC test and power supply voltage generation, etc. are all independent and cannot be carried out simultane

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • 32-bit MCU chip test system and test method thereof
  • 32-bit MCU chip test system and test method thereof
  • 32-bit MCU chip test system and test method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0046] To achieve the above object, the technical scheme of the present invention is as follows:

[0047] see Figure 1-2 As shown, the 32-bit MCU chip test system realized by the present invention includes an ATE test machine and an embedded microprocessor, and the ATE test machine is connected with the embedded microprocessor through a data transmission interface; the embedded microprocessor There are: a control module used to complete the core calculation and control functions, and a multi-power management module configured to complete the supply of various types of programming voltage and supp...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a 32-bit MCU chip test system and a test method thereof. The test system comprises an ATE test machine table and an embedded microprocessor, and the ATE test machine table is connected with the embedded microprocessor through a data transmission interface; a control module used for fulfilling core calculation and control functions, a storage module, a firmware updating module, a multi-power-supply management module, a self-adaptive interface module, a contact detection module, a scanning module, an index testing module and a yield control module are arranged in the embedded microprocessor. According to the invention, multi-platform cooperative processing is used; the chip simulation performance characteristics are tested and subjected to yield analysis, multiple simulation parameters can be tested at the same time, the multi-power-supply control and high-precision line scanning technology is adopted, manual participation is not needed in the whole testing and yield analysis control process, yield information of multiple batches of products can be automatically completed and analyzed, and convenience and high efficiency are achieved.

Description

technical field [0001] The invention belongs to the field of chip testing, and in particular relates to a testing method for the performance of 32-bit MCU chip products and a product yield control method in the chip production process. Background technique [0002] Most of the current 32-bit MCU chip analog semaphore tests are tested in the R&D stage. After the test is completed, there is no effective monitoring of the performance of the main modules in the mass production CP stage. At the same time, the chip will affect the quality of the product due to factors such as design, process, and packaging. As a result, the client will encounter application problems and low batch yields due to batch process deviations, which will undoubtedly increase the company's customer complaints and seriously affect brand competitiveness. The current test equipment cannot analyze and control the yield rate of the chips tested in batches, which greatly limits the improvement of the chip design...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G01R31/28
CPCG01R31/2834G01R31/2853G01R31/2893
Inventor 庞新洁周兵
Owner CHIPSEA TECH SHENZHEN CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products