Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor structures and methods of forming them

A technology of semiconductor and protection structure, applied in the direction of semiconductor devices, electrical components, circuits, etc., can solve the problems of NMOS transistor positive bias temperature instability, PMOS transistor negative bias temperature instability and other problems, to reduce the bias voltage Temperature Instability, Reduced Change, Reduced Effect of Drift

Active Publication Date: 2022-01-11
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Especially in the high-k dielectric layer plus metal gate transistor, due to the existence of more charge traps in the high-k dielectric layer, the temperature instability of the positive bias voltage of the NMOS transistor and the instability of the negative bias voltage temperature of the PMOS transistor change. more serious

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor structures and methods of forming them
  • Semiconductor structures and methods of forming them
  • Semiconductor structures and methods of forming them

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] There are many problems in the method for forming the semiconductor structure, for example, the bias temperature instability of the formed semiconductor structure is serious.

[0035] Combining with a method of forming a semiconductor structure, the reasons for the serious bias temperature instability of the formed semiconductor structure are analyzed:

[0036] Figure 1 to Figure 2 It is a structural schematic diagram of each step of a method for forming a semiconductor structure.

[0037] Please refer to figure 1 , providing a substrate 100; forming a gate structure on the substrate 100, the gate structure comprising: a high-k dielectric layer 111 on the substrate 100; the function layer 131 ; the metal gate 121 located on the work function layer 131 .

[0038] Please refer to figure 2 , forming a source-drain doped layer 140 in the substrate 100 on both sides of the gate structure; annealing the source-drain doped layer 140 to activate dopant ions in the source-...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

A semiconductor structure and its forming method, wherein, the forming method includes: providing a substrate; forming a gate dielectric layer on the substrate; performing a ventilation treatment on the gate dielectric layer to form a modified gate dielectric layer; A work function layer is formed on the modified gate dielectric layer; a gate layer is formed on the work function layer. The ventilation treatment can make nitrogen atoms fill the vacancies and gaps in the gate dielectric layer, thereby preventing the metal atoms in the work function layer from diffusing into the gate dielectric layer, thereby reducing the change of the work function of the gate dielectric layer , thereby reducing the drift of the threshold voltage of the formed semiconductor structure, and reducing the instability of the bias voltage of the formed semiconductor structure.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a semiconductor structure and a forming method thereof. Background technique [0002] As the integration level of semiconductor integrated circuits becomes higher and higher, the requirements for the reliability of transistors are also higher and higher. In a CMOS process, bias temperature instability (BTI) is an important indicator when evaluating the reliability of a PMOS transistor. [0003] Bias temperature instability refers to the threshold voltage of the device under high temperature stress or high voltage stress, with the increase of time, it drifts to a more positive or negative direction, the subthreshold slope decreases, and the transconductance and leakage current become smaller, etc. , causing a mismatch between transistors in the circuit. [0004] Bias temperature instability includes positive bias temperature instability and negative bias temp...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/28H01L29/423
CPCH01L29/401H01L29/42364
Inventor 李勇
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com