Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Integrated circuit clock tree comprehensive optimization method

A clock tree synthesis and optimization method technology, applied in the direction of electrical digital data processing, special data processing applications, instruments, etc., can solve problems such as difficult to learn to the essence, improve design efficiency, increase the probability of getting it right, and reduce labor costs Effect

Inactive Publication Date: 2020-02-18
SHANGHAI UNIV
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this method of automatically generating integrated circuit layout lines through software is firstly based on computer algorithms and previous experience. For innovative integrated circuits, copying this method may not be effective; secondly, when automatically generating integrated circuit layouts After the route, there are many ways to analyze and adjust the route, most of which are based on personal experience, and it is difficult for novices to learn the essence of it

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Integrated circuit clock tree comprehensive optimization method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment approach 1

[0018] In the first embodiment of the present application, an integrated circuit clock tree synthesis optimization method is provided, such as figure 1 shown, including the following steps:

[0019] S1. Presetting the parameters in the clock tree constraint file;

[0020] S2. Automatically generate line layout according to parameters;

[0021] S3. Adjust the position of the register in the circuit layout, so that the difference between the clock source and the wiring length of each register is within a preset range;

[0022] S4. setting several driving units at the clock signal source to drive the load of the clock tree;

[0023] S5. Replace the driving unit so that the driving capacity of each driving unit is the same.

[0024] Among them, in step S1, these parameters include basic parameters such as buffer type, target value of clock skew, maximum delay, minimum delay, maximum fan-out, and clock tree wiring rules. As long as these parameters are set, you can Automaticall...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to the technical field of integrated circuit design industry automation (EDA), and provides an integrated circuit clock tree comprehensive optimization method, which comprises the following steps of S1, presetting parameters in a clock tree constraint file; s2, automatically generating a line layout according to the parameters; s3, adjusting the positions of registers in thecircuit layout to enable the difference value between the clock source and the wiring length of each register to be within a preset range; s4, arranging a plurality of driving units at the clock signal source, wherein the driving units are used for driving loads of the clock tree; and S5, replacing the driving units to enable the driving capacities of the driving units to be the same. Through thedesign, the most important clock tree comprehensive design link in the integrated circuit rear-end design process is subjected to design sequence standardization, so that the clock tree comprehensivedesign link has good universality, the design threshold of the rear-end link is reduced, the labor cost is reduced, the design efficiency is improved, and the design quality is ensured.

Description

technical field [0001] The invention relates to the technical field of automated EDA in the integrated circuit design industry, in particular to a comprehensive optimization method for an integrated circuit clock tree. Background technique [0002] The current rapid development of Moore's Law makes it possible to integrate hundreds of millions of transistors on a single semiconductor chip. The sharp increase in semiconductor integration density has also brought great challenges to the design structure of digital circuits. [0003] The clock tree structure is initially generated by an electronic design automation (EDA) software system, which transmits clock signals from clock signal sources to other clock sinks by using a clock network consisting of fan-out buffers or fan-out inverters. A clock tree can vary the number of buffers or inverters and send the clock signal to the clock receivers, usually depending on the number of clock receivers that need to receive the clock si...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F30/392
Inventor 栾志勇闵嘉华杨洋
Owner SHANGHAI UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products