Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

FPGA-based multi-algorithm security encryption authentication system and method

A security encryption and authentication system technology, applied in the field of encryption authentication, can solve the problems of easy to be attacked to read important data, complex structure of traditional encryption chips, low selectivity, etc., to improve anti-counterfeiting and anti-attack capabilities, strong defense security Risk capability and the effect of improving the safety level

Inactive Publication Date: 2020-06-09
HUBEI UNIV
View PDF4 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0061] To sum up, the problems existing in the existing technology are: the traditional encryption chip uses non-volatile memory to store the key, which is easy to be attacked to read important data; the encryption algorithm of the traditional encryption chip is single, and the selectivity is not high; the structure of the traditional encryption chip It is more complicated and requires more parameters to be configured
Using structures such as fuses, if the output is logic 0 before programming, the output will be logic 1 after programming, and cannot be changed to 0

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA-based multi-algorithm security encryption authentication system and method
  • FPGA-based multi-algorithm security encryption authentication system and method
  • FPGA-based multi-algorithm security encryption authentication system and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0136] 1. The entire encryption authentication system is divided into two parts. The FPGA side is the implementation part of the encryption authentication chip, and the STM32 side is the configuration and verification part of the encryption authentication chip. The instructions and data are transmitted between the two parts through the serial port Bluetooth. Such as figure 2 As shown, the system hardware modules include: EES-303 FPGA core board, STM32F103C8T6 core board, 128*64 resolution OLED display and two HC-05 serial port Bluetooth modules.

[0137] The FPGA design includes a serial port transceiver module, a serial port input control module, a serial port output control module, an algorithm control module, four algorithm IP modules, and a RO PUF module; chip configuration and certification programs are programmed in STM32. After the system is powered on, the RO PUF module is initialized, reads the DNA code in the Xilinx FPGA chip, and takes the last 32 bits as the ID of...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of data encryption authentication, and discloses an FPGA-based multi-algorithm security encryption authentication system and method. The FPGA-based multi-algorithm security encryption authentication system comprises: an FPGA terminal, i.e., an encryption authentication chip, used for encryption authentication; a transmission module used for transmittinginstructions and data through a serial port protocol; and a host end used for configuring and verifying the encryption authentication chip. According to the security encryption authentication system,multiple different encryption algorithms can be selected during identity authentication, and compared with a single algorithm authentication system, the security encryption authentication system hasthe advantages that the cracking difficulty is increased, and the security coefficient is improved. According to the invention, the RO PUF is constructed by utilizing random difference generated during manufacturing of an integrated circuit to generate a chip key, so that the chip key cannot be re-etched, and is safer than a key stored in a nonvolatile memory. According to the method, the value ofeach bit of the PUF is generated and compared for many times to confirm the final value, so that the stability of the PUF value is improved.

Description

technical field [0001] The invention belongs to the technical field of encryption authentication, in particular to an FPGA-based multi-algorithm security encryption authentication system and authentication method. Background technique [0002] At present, the closest existing technology: In recent years, with the rapid development of the Internet and blockchain technology, and the widespread use of mobile terminal equipment, people are paying more and more attention to network security and information security issues. As the first gateway to protect network resources, identity authentication is of great significance to the security protection of information systems. However, identity authentication systems, especially cryptographic chips, often become the target of attacks, and attack methods and methods emerge in endlessly. Traditional encryption and authentication chips use non-volatile memory devices to store keys, and the stored content can be read out through physical ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F21/60G06F21/72
CPCG06F21/602G06F21/72
Inventor 段威宋敏万美琳顾豪爽
Owner HUBEI UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products