SiP module based on silicon switching four-layer three-dimensional stacking and manufacturing method

A manufacturing method and switching technology, applied in semiconductor/solid-state device manufacturing, electric solid-state devices, semiconductor devices, etc., can solve the problems of bare chips without considering chip stacking, lack of versatility, and inability to meet the application requirements of SiP products, etc. Achieving the effect of reduced area, good flexibility, and low overall cost
CN112802834APending Publication Date: 2021-05-14XIAN MICROELECTRONICS TECH INST

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
XIAN MICROELECTRONICS TECH INST
Publication Date
2021-05-14

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a SiP module based on silicon switching four-layer three-dimensional stacking and a manufacturing method. Three large-scale integrated circuits are integrated in the SiP module, the application requirement of miniaturization is fully considered in packaging implementation, a four-layer three-dimensional stacking structure based on a silicon switching substrate is adopted, a MCU chip, a FPGA chip, the silicon switching substrate and the PROM chip are stacked in a lower layer, a middle lower layer, a middle upper layer and an upper layer, and SiP packaging is achieved in the modes of adhesive bonding, lead bonding, injection molding and the like. According to the invention, the area is reduced to 15% of the original area; compared with an implementation mode that a bare chip is flatly laid in SiP, the area is reduced to 50% of the original area. According to the invention, for the application requirements of high-integration, generalization, low-cost and modular products, by relying on the nested integration architecture of the MCU and the SiP and the multifunctional pin multiplexing technology, better flexibility and lower overall cost are achieved, and various requirements on the market can be quickly met.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention belongs to the field of SiP modules, and in particular relates to a SiP module based on silicon transfer four-layer three-dimensional stacking and a manufacturing method. Background technique

[0002] SiP (System in Package, SiP) is a high-performance module composed of one or more chips and passive devices stacked in a housing in the form of chip dies, so that the package is upgraded from a single chip to a system-on-chip. At present, in military fields such as aviation, aerospace, weapons, and industrial control fields such as oil and gas exploration, nuclear power units, and hybrid vehicles, SiP is favored because of its miniaturization, modularization, high reliability, and localization, and has become the solution to system integration. One of the main ways.

[0003] At present, the traditional two-dimensional assembly density of chips has reached the limit, which has limited ability to increase the density of system integrated SiP ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More