Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device

a thin-film transistor and organic semiconductor technology, applied in thermoelectric devices, instruments, optics, etc., can solve the problems of insufficient investigation on the optimum layer structure, loss of semiconductor properties, and difficulty in realizing a thin-film transistor using an organic semiconductor layer with high performance and operable with a small driving voltage, etc., to achieve low driving voltage, easy and highly reliable manner, and good transistor characteristics

Inactive Publication Date: 2005-02-10
SEIKO EPSON CORP
View PDF5 Cites 114 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0024] In this method of producing a thin-film transistor according to the invention, preferably, the organic semiconductor layer is formed such that the organic semiconductor layer is at least partially in contact with the gate insulating film and such that the organic semiconductor layer is aligned at least in its surface layer facing the gate insulating film. This method according to the invention makes it possible to produce a thin-film transistor capable of operating with a low driving voltage and having good transistor characteristics, in an easy and highly reliable manner.
[0025] Preferably, the method of producing a thin-film transistor according to the invention can further include performing an alignment treatment on a surface, facing the organic semiconductor layer, of the gate insulating layer, and after completion of the step of performing the alignment processing, the step of forming the source region and the drain region is performed such that the source region and the drain region are spaced apart from each other along the direction in which the surface of the gate insulating layer is aligned. This makes it possible to align the gate insulating film in a more reliable fashion. In this method of producing a thin-film transistor, preferably, the alignment treatment is performed by means of rubbing or optical alignment process. This makes it possible to more easily align the gate insulating film.
[0026] Preferably, the method of producing a thin-film transistor according to the invention can further include performing an alignment treatment at least on a surface, facing the organic semiconductor layer, of the gate insulating layer, after the step of forming the source region and the drain region. This makes it possible to impart a high alignment capability to the gate insulating film in a highly reliable fashion.
[0027] In this method of producing ...

Problems solved by technology

However, the carrier mobility of the organic semiconductor layer is generally two or more orders of magnitude smaller than that of semiconductor layers formed of an inorganic material such as silicon, and thus it is very difficult to realize a thin-film transistor using an organic semiconductor layer having high performance and operable with a small driving voltage.
However, sufficient investigation has not been performed on the optimum layer structure, and there is room for improvement in the layer structure.
Besides, if the organic semiconductor layer is exposed to a temperature higher than that temperature, it loses properties of semiconductor.
Another probl...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device
  • Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device
  • Thin-film transistor, method of producing thin-film transistor, electronic circuit, display, and electronic device

Examples

Experimental program
Comparison scheme
Effect test

example 1

[0180] I-1: First, an underlying layer with an average thickness of 100 nm was formed by depositing SiO2 on a glass substrate by means of CVD process.

[0181] I-2: Thereafter, a Au film with an average thickness of 50 nm was formed on the underlying layer by means of vacuum evaporation, and the Au film was patterned using photolithography process so as to form a gate electrode and an interconnection line extending from the gate electrode.

[0182] I-3: A solution of a precursor of polyimide was coated by means of spin coating on the underlying layer such that the gate electrode was covered. Thereafter, heat treatment was performed at 200° C. for 1 hour thereby forming a gate insulating layer with an average thickness of 200 nm.

[0183] I-4: The upper surface of the gate insulating layer was rubbed using a rubbing apparatus to align the upper surface and a neighboring portion of the gate insulating layer into a predetermined direction. The rubbing conditions were set as follows. The push...

example 2

[0189] II-1: A step similar to step I-1 was performed.

[0190] II-2: A step similar to step 1-2 was performed.

[0191] II-3: A solution of a precursor of polyimide in the form of diallyl ketone was coated by means of spin coating on an underlying layer such that a gate electrode was covered. Thereafter, heat treatment was performed at 200° C. for 1 hour thereby forming a gate insulating layer with an average thickness of 200 nm.

[0192] II-4: Thereafter, a Au film with an average thickness of 50 nm was formed on the gate insulating layer by means of vacuum evaporation, and the Au film was patterned using photolithography process so as to form a source electrode, a drain electrode, and interconnection lines connected respectively with the source electrode and the drain electrode.

[0193] II-5: While heating the gate insulating layer at 180° C., the gate insulating layer was illuminated with polarized light emitted from a polarized light source, thereby aligning the upper surface and a ne...

example 3

[0197] III-1: A step similar to step I-1 was performed.

[0198] III-2: A step similar to step I-2 was performed.

[0199] III-3: Thereafter, SiO2 was deposited on an underlying layer by means of CVD process using TEOS (tetraethoxysilane) as a source material such that a gate electrode was covered, thereby forming an inorganic layer with an average thickness of 200 nm. A solution of a precursor of polyimide was coated by means of spin coating on the inorganic layer. Thereafter, heat treatment was performed at 200° C. for 1 hour thereby forming an organic layer with an average thickness of 20 nm.

[0200] III-4: A step similar to step I-4 was performed.

[0201] III-5: A step similar to step I-5 was performed.

[0202] III-6: A step similar to step I-6 was performed.

[0203] III-7: A step similar to step 1-7 was performed.

[0204] Thus, a thin-film transistor such as that shown in FIG. 6 was obtained.

[0205] 2. Evaluation

[0206] The carrier mobility in the channel region of the organic semicondu...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Temperatureaaaaaaaaaa
Electrical conductivityaaaaaaaaaa
Semiconductor propertiesaaaaaaaaaa
Login to view more

Abstract

Aspects of the invention can provide a thin-film transistor having good transistor characteristics and operable with a low driving voltage, a method of producing such a thin-film transistor, a high-reliability electronic circuit, a display, and an electronic device. In an exemplary thin-film transistor according to the invention, a gate electrode can be formed on a substrate via an underlying layer, and a gate insulating layer can be formed on the substrate such that the gate electrode is covered with the gate insulating layer. A source electrode and a drain electrode are formed on the gate insulating layer such that they are separated from each other by a gap formed just above the gate electrode. An organic semiconductor layer can be formed thereon such that the electrodes are covered with the organic semiconductor layer. A region between the electrodes of the organic semiconductor layer functions as a channel region. A protective layer can be arranged on the organic semiconductor layer. This thin-film transistor is characterized in that the organic semiconductor layer is formed after the gate insulating layer is formed, and the gate insulating layer has the capability of causing the organic semiconductor layer to be aligned.

Description

BACKGROUND OF THE INVENTION [0001] 1. Field of Invention [0002] An aspect of the invention relates to a thin-film transistor, a method of producing a thin-film transistor, an electronic circuit including a thin-film transistor, a display including a thin-film transistor, and an electronic device including a thin-film transistor. [0003] 2. Description of Related Art [0004] In recent years, thin-film transistors using an organic material behaving as a semiconductor in electrical conduction (organic semiconductor material) have been developed. Thin-film transistors of this type have an advantage that a semiconductor layer can be produced by a process using a solution without needing a high-temperature process or a high-vacuum process. The thin-film transistors of this type are also advantageous in that they can be in a thin and light form, they have good flexibility, and they need low material cost. Because of those advantages, they are expected to be used as switching devices in a fle...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G02F1/167G02F1/1368H01L21/31H01L21/316H01L21/336H01L29/786H01L51/00H01L51/05H01L51/30H01L51/40
CPCG02F1/1368H01L21/31608H01L51/0012H01L51/0036H01L51/0545H01L51/0039H01L51/0043H01L51/0516H01L51/0037H10K71/191H10K85/1135H10K85/115H10K85/113H10K85/151H10K10/468H10K10/466H10K10/476
Inventor MORIYA, SOICHI
Owner SEIKO EPSON CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products