Method and apparatus for reducing power consumption in digital electronic circuits

a technology of digital electronic circuits and power consumption reduction functions, applied in the field of digital electronic equipment, can solve the problems of not being immediately available when needed, time-consuming procedure of powering up the required peripheral, and valuable computational time being lost in the power consumption reduction function, etc., and achieve the effect of reducing power consumption in digital electronic circuits

Inactive Publication Date: 2000-08-29
CONVERSANT INTPROP MANAGEMENT INC
View PDF7 Cites 138 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention provides a method and apparatus for reducing power consumption in digital electronic circuits and, more particularly, in personal com

Problems solved by technology

For example, if peripherals are turned off to reduce power consumption, they are not immediately available when they are needed.
This causes the time-costly procedure of powering up the required peripheral and waiting for it to become fully operational prior to conti

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and apparatus for reducing power consumption in digital electronic circuits
  • Method and apparatus for reducing power consumption in digital electronic circuits
  • Method and apparatus for reducing power consumption in digital electronic circuits

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

In FIG. 1, a system 10 with power conservation includes a number of functional blocks 12 including blocks 12a, 12b, 12c, 12d, and 12e. The system 10 with power conservation also includes a special block 14 and a clock control 16. Preferably, the system 10 with power conservation is implemented as part of an integrated circuit. Alternatively, the system 10 can be implemented as a number of integrated circuits, or with discrete electronic devices.

The functional blocks 12 all include digital circuitry that are capable of processing data. Each of the functional blocks 12 include a modulated clock input line 18a, 18b, 18c, 18d, and 18e, respectively, for the functional blocks 12a-12e. The signal carried by the modulated clock inputs 18a14 18e are designated as "mc." Each of the functional blocks 12 also include clock control buses 20a, 20b, 20c, 20d, and 20e, respectively, for each of the functional blocks 12a-12e. The clock control buses 20a-20e are buses in that they typically include ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

An integrated circuit with power conservation includes a number of functional blocks, each of which includes a digital circuitry and at least one output control line, and a power controller coupled to the control lines. The output control lines develop clock control signals based upon a functional block's knowledge of the direction of data flow. The power controller the reduces power by deactivating functional blocks that are not needed as indicated by the clock control signals. More specifically, a system with power conservation includes a number of functional blocks capable of processing data, each of the functional blocks including a modulated clock input and N+1 clock control lines which reflect the direction of data flow, where N is a number of neighbors of a particular functional block, and a clock controller having an input clock, the clock controller being coupled to the modulated clock inputs and the clock control lines of the functional blocks. The clock controller is operative to modulate the input clock in accordance with the signals on the clock control lines to provide modulated clocks to each of the plurality of functional blocks. A method for reducing power consumption includes the steps of: a) receiving control signals from a number of functional blocks; b) selectively deactivating a particular functional block upon a request from that functional block or from another functional block; and c) activating the particular functional block upon a request from another functional block.

Description

BACKGROUND OF THE INVENTIONThis invention relates generally to digital electronic equipment, and more particularly to methods and apparatus for reducing power consumption for personal computer systems.There are variety of reasons why computer designers wish to reduce power consumption in personal computers. Portable computers, for example, typically depend on batteries for power. Obviously, the less power consumed by the portable computer circuitry and peripherals, the longer the batteries will last. In addition to portable computer applications, it is also often desirable to have desktop computers that consume less power. This is because reduced power consumption reduces energy costs and, in a cumulative sense, reduces the negative environmental impacts of excessive energy consumption. Furthermore, desktop computers designed to consume less power also generate less heat, which means that they can be made smaller and with reduced cooling requirements.The prior art has taken several ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F1/32
CPCG06F1/3287G06F1/3203Y02B60/1278Y02B60/1282Y02B60/32Y02D10/00Y02D30/50
Inventor SIMMONS, LAURA E.JAYAVANT, RAJEEV
Owner CONVERSANT INTPROP MANAGEMENT INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products