Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Leadframe with power and ground planes

a ground plane and leadframe technology, applied in the direction of semiconductor devices, semiconductor/solid-state device details, electrical apparatus, etc., can solve the problems of high speed operation, exacerbate the problem of switching noise and crosstalk, and give rise to noise (signal delays and signal distortions), so as to reduce the effect of effective inductance and crosstalk, and minimize the inductance and noise in power and ground paths

Inactive Publication Date: 2000-10-10
INTEGRATED DEVICE TECH INC
View PDF14 Cites 121 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

An integrated circuit package including the leadframe according to the invention has reduced effective inductance and crosstalk relative to existing integrated circuit packages.
In particular, provision of parallel current paths from power and / or ground planes inside the package to voltage sources outside the package minimizes the inductance and, thus, noise in power and ground paths. The leadframe according to the invention also provides off-chip power and ground bussing that allows more flexibility in layout of the circuitry on the die, thus allowing reduction of across-die voltage drops. Formation of the die attach pad, leads and ring in substantially one plane, as in some embodiments of the invention, allows provision of ground and power planes in an integrated circuit package that is thinner than previous integrated circuit packages containing both ground and power planes. The above improvements can be provided in an inexpensive and simple leadframe using conventional formation techniques and materials.

Problems solved by technology

The presence of resistance, capacitance and inductance in the electrical conductors (e.g., bond wires, leads) within an integrated circuit package gives rise to noise (signal delays and signal distortions) in the electrical signals transmitted to and from the integrated circuit (a semiconductor die on which electrically conductive circuitry and bond pads are formed).
Switching noise may be an inductive voltage spike that occurs on a conductive path as the result of rapid current switching in the conductive path.
Crosstalk is the undesirable appearance of an electrical current in a conductive path as a result of mutual capacitance and inductance between the conductive and other nearby conductive paths.
Such high speed operation exacerbates the problems of switching noise and crosstalk.
in power, ground and signal (i.e., other than power or ground) paths, and inductive coupling between adjacent current paths are particularly troublesome.
These vias and traces have an additional self-inductance that increases switching noise.
Additionally, the multilayer structure is more complex and expensive to produce since additional metal layers, dielectric layers, traces and vias must be formed.
This additional complexity can adversely affect the electrical and mechanical reliability of the integrated circuit package.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Leadframe with power and ground planes
  • Leadframe with power and ground planes
  • Leadframe with power and ground planes

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

In accordance with the invention, a leadframe is provided for use with an integrated circuit package. FIGS. 2A and 2B are a plan view and detailed plan view, respectively, of a semiconductor die 214 mounted on a leadframe 210 according to an embodiment of the invention.

The leadframe 210 comprises a die attach pad 211, a ring 212 and a plurality of leads 213. (In FIGS. 2A and 2B, several particular leads are identified, e.g., lead 213a. All leads or a typical lead that may or may not be specifically identified will be referred to as leads or lead 213, though 213 does not appear as a numerical designation in the drawings.) The die attach pad 211 is formed approximately in the center of the leadframe 210. The ring 212 is formed generally around the periphery of the die attach pad 211 with a gap 221 separating the die attach pad 211 and ring 212. The gap 221 is necessary to ensure electrical isolation between the die attach pad 211 and ring 212. The leads 213 are formed generally around...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A leadframe for use in an integrated circuit package is described. The leadframe comprises a plurality of electrically conductive leads, a die attach pad, and an electrically conductive ring or rings formed generally around the circumference of the die attach pad and between the die attach pad and leads. In one embodiment, at least one of the leads is formed integrally with each ring. The die attach pad may also be formed integrally with one or more leads. In another embodiment, the ring or rings are formed so that they are electrically isolated from the die attach pad, and the die attach pad, leads, and ring or rings are all formed in substantially the same plane. In some embodiments, the ring or rings are broken into electrically isolated sections. Each of the ring sections (and die attach pad, if appropriate) may be electrically connected to a voltage source outside the integrated circuit package (e.g., a power supply or ground). The leadframe is formed from a single sheet of material by, for instance, stamping or etching. The leadframe may be used in either ceramic or plastic packages. The leadframe reduces switching noise and crosstalk, allows more flexibility in placement of power and / or ground bond pads on the die, and allows provision of ground and power planes in an integrated circuit package that is thinner than previous integrated circuit packages containing both ground and power planes.

Description

BACKGROUND OF THE INVENTION1. Field of the InventionThis invention relates to integrated circuits and, in particular, to the provision of power and ground planes in an integrated circuit package.2. Related ArtThe presence of resistance, capacitance and inductance in the electrical conductors (e.g., bond wires, leads) within an integrated circuit package gives rise to noise (signal delays and signal distortions) in the electrical signals transmitted to and from the integrated circuit (a semiconductor die on which electrically conductive circuitry and bond pads are formed). Two sources of noise in an integrated circuit package are switching noise (.DELTA.I noise) and crosscoupling noise (crosstalk). Switching noise may be an inductive voltage spike that occurs on a conductive path as the result of rapid current switching in the conductive path. Crosstalk is the undesirable appearance of an electrical current in a conductive path as a result of mutual capacitance and inductance between...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L23/48H01L23/495
CPCH01L23/49503H01L23/49541H01L24/49H01L2224/48253H01L2924/01033H01L2224/32245H01L24/48H01L2924/30107H01L2924/30105H01L2924/19107H01L2924/14H01L2924/01082H01L2924/01047H01L2924/01029H01L2924/01028H01L2224/48091H01L2224/48247H01L2224/48257H01L2224/48464H01L2224/49171H01L2224/49179H01L2224/73265H01L2924/01005H01L2924/01013H01L2924/00014H01L2924/00012H01L24/73H01L2924/181H01L2224/05554H01L2924/10161H01L2924/10162H01L2224/45099H01L2224/05599
Inventor TEMPLETON, JR., THOMAS H.WYLAND, CHRISTOPHER P.CAMPBELL, DAVID L.
Owner INTEGRATED DEVICE TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products