Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for manufacturing metal-oxide-semiconductor transistor

An oxide semiconductor and transistor technology, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve problems such as unsatisfactory lateral diffusion of P-type dopants, and achieve improved short-channel effects and good junction profiles. Effect

Active Publication Date: 2008-05-14
UNITED MICROELECTRONICS CORP
View PDF0 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] However, since the co-implantation process 120 implants the substrate 100 at an angle perpendicular to the substrate 100, its control over the lateral diffusion of the P-type dopant in the subsequent first and second RTA processes 140, 180 is still not ideal.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for manufacturing metal-oxide-semiconductor transistor
  • Method for manufacturing metal-oxide-semiconductor transistor
  • Method for manufacturing metal-oxide-semiconductor transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0043] see Figure 4 to Figure 8 , Figure 4 to Figure 8 It is a schematic diagram of the first preferred embodiment of the method for manufacturing a MOS transistor provided by the present invention. Such as Figure 4 As shown, a substrate 200 is firstly provided. The substrate 200 can be a semiconductor wafer, a silicon-on-insulator (SOI wafer), etc. The substrate 200 has completed the shallow trench isolation (STI) process and the doping of the well (well). complex process, and a gate structure 210 at least composed of a gate dielectric layer 212 and a gate 214 has been formed on the substrate 200 . Then, a pre-amorphization (PAI) process 220 is performed. The PAI process 220 can be a right-angle or angled PAI process to form an amorphized region 222 in the substrate 200 on both sides of the gate structure 210. .

[0044] see Figure 5 . Next, a co-implantation process 230 is performed to implant a co-implantation dopant 232 into the amorphized region 222 . It should...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method for manufacturing an MOS transistor. The method provides a substrate including a gate structure. Then a pre-non-crystallization technology is carried out and a non-crystallization region is formed in the substrate at two sides of the gate structure; the co-injection technology is carried out, and the impurity for co-injection is injected in the non-crystallization region. A first ion injection technology and a first quick-annealing technology are carried out in such a manner that a slight-doping drain electrode is formed. Finally, a separation wall is respectively formed at two sides of the gate structure in such a manner that a source cathode or a drain electrode is formed.

Description

technical field [0001] The present invention relates to a method for manufacturing a metal-oxide semiconductor (hereinafter referred to as MOS) transistor, in particular to a method that can effectively improve the transient enhanced diffusion (hereinafter referred to as TED) effect and short channel Effect (short channel effect) method of manufacturing MOS transistors. Background technique [0002] With the advancement of process technology and the requirements for high speed and low power consumption of logic elements, the size of MOS transistors has also been shrunk down to the miniaturization size below the micron or nanometer level, and the short channel effect is accompanied by the scaling of MOS transistors. , and the resulting drop in transistor start voltage, the industry generally overcomes it by fabricating a lightly doped drain (LDD) with an ultra shallow junction. [0003] The existing ultra-shallow junction formation technology is to implant low-energy ions on...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336
Inventor 李坤宪黄正同丁世汎洪文瀚郑礼贤郑子铭
Owner UNITED MICROELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com