Method for manufacturing 6-inch POWERMOS transistor epitaxial layer

A manufacturing method and epitaxial layer technology, which are applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of reducing the effective thickness of the epitaxial layer, decreasing the yield of the device, and poor uniformity, so as to suppress the self-doping phenomenon. , Consistency improvement, the effect of improving electrical performance and yield

Active Publication Date: 2011-08-17
FUJIAN FUSHUN MICROELECTRONICS
View PDF5 Cites 23 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Due to the self-doping phenomenon, the transition region is widened, thereby reducing the effective thickness of the epitaxial layer
At the same time, the resistivity in the middle is larger than that at the edge, and the transition zone in the middle is narrower than the transition zone at the edge. As a result, the breakdown voltage BVDSS and the on-resistance RDSON distribution of the entire device are poorly distributed, resulting in Device Yield Decline

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for manufacturing 6-inch POWERMOS transistor epitaxial layer
  • Method for manufacturing 6-inch POWERMOS transistor epitaxial layer
  • Method for manufacturing 6-inch POWERMOS transistor epitaxial layer

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] A method for manufacturing the epitaxial layer of a 6-inch POWERMOS tube, which is characterized in that it is carried out according to the following steps:

[0027] 1) Select the appropriate POWERMOS tube substrate 1 and perform certain pre-treatment;

[0028] 2) Perform HCL vapor phase etching on the substrate at a certain temperature;

[0029] 3) Perform the first H 2 Variable speed purge;

[0030] 4) Deposit a non-doped intrinsic layer 2 with a thickness of 1-2 um on the substrate;

[0031] 5) Perform the second H 2 Variable speed purge;

[0032] 6) A second epitaxial layer 3 is formed on the intrinsic layer.

[0033] The equipment used in the present invention is a PE-2061S epitaxial furnace produced in Italy, which is heated by high-frequency induction mode, and the base is made of high-purity graphite surface subjected to cracking treatment and covered with a layer of high-purity SiC.

[0034] Reaction chamber, substrate sheet cleaning and graphite base treatment: When the re...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a method for manufacturing a 6-inch power metal oxide semiconductor (POWERMOS) transistor epitaxial layer. The method is characterized by comprising the following steps of: 1) selecting a suitable POWERMOS transistor substrate slice and performing a certain preprocessing; 2) performing HCl gas-phase corrosion on the substrate slice at a certain temperature; 3) performing primary H2 speed-variable sweeping; 4) depositing an undoped intrinsic layer with the thickness of 1 to 2 mu m on the substrate slice; 5) performing secondary H2 speed-variable sweeping; and 6) forming a second epitaxial layer on the intrinsic layer. By the method, an autodoping phenomenon is inhibited to the maximum at a high temperature and substrate impurities are effectively prevented from diffusing and doping to the epitaxial layer, so that the resistivity uniformity and the width of a transition area are ensured; therefore, the requirements on both the breakdown voltage (BVDSS) and the on-resistance (RDSON) of the device are met.

Description

Technical field [0001] The invention relates to a method for manufacturing an epitaxial layer of a 6-inch POWERMOS tube. Background technique [0002] With the development of electronic devices, devices that can control large currents and high voltages are being widely put into practical applications. POWERMOS is a kind of device produced from this, and it is very popular because of its precise control. However, 6-inch POWERMOS epitaxy is relatively thick and high resistivity, and its surface area is relatively large, which is 4 inches. 2.25 times, 1.44 times that of 5 inches, so there are special requirements and standards for epitaxial wafers. [0003] The structure of POWERMOS epitaxial wafers is to grow a layer of high resistivity epitaxial layer (N+ / N) on an N+ substrate. The ordinary epitaxial process cannot be achieved. If the "mass-transfer" process is used, the base The silicon on the seat will be unevenly transferred to the back of the silicon wafer, and the flatness ca...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/20H01L21/02
Inventor 万华勇熊爱华梅海军李豪林立桂林善彪
Owner FUJIAN FUSHUN MICROELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products