Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Programmable Interconnect Network Based on Programmable Cell Configuration

A technology of programming units and interconnection lines, applied to logic circuits using basic logic circuit components, logic circuits using specific components, etc., can solve the problems of easy loss or serial modification of configuration data, low data security and reliability, and data retention Time is not long and other problems, to achieve the effect of strong anti-radiation and anti-interference ability, easy encryption, high reliability

Inactive Publication Date: 2016-09-14
SHENZHEN STATE MICROELECTRONICS CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0011] The present invention provides a programmable interconnect network based on programmable unit configuration, aiming to solve the problem that under the standard CMOS process, the configuration data of the programmable interconnect network inside the FPGA chip is easily lost when the configuration data is disturbed by the irradiation environment Or serial modification, prone to soft errors, low data security and reliability, and short data retention time

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Programmable Interconnect Network Based on Programmable Cell Configuration
  • A Programmable Interconnect Network Based on Programmable Cell Configuration
  • A Programmable Interconnect Network Based on Programmable Cell Configuration

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] Reference symbol marks:

[0035] Figure 4 It shows the programmable interconnection network based on the programmable unit configuration provided by the present invention, the programmable interconnection network includes various types of interconnections, switch boxes, connection boxes and several programmable logic blocks. The signal connection between the programmable logic blocks is realized through the interconnection wire, the switch box and the connection box. The programming unit stores configuration data for the interconnect network. It can be realized based on a standard CMOS process without special process support. Strong anti-radiation and anti-interference ability, no soft error will occur when it is disturbed by external environments such as ultraviolet light, high-energy particles, microwaves, etc., will not cause data loss, and the data reliability is very good; the gate oxide breakdown type in the interconnection structure The anti-fuse unit has...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention is suitable for the field of an integrated circuit, and provides a programmable interconnect network configured based on programmable units. The programmable interconnect network comprises the components of: a plurality of kinds of interconnect lines in different types, a switch box, a junction box and a plurality of programmable logic blocks. Signal connection is realized among the programmable logic blocks through the interconnect lines, the switch box and the junction box. The plurality of programmable logic blocks are arranged in different FPGAs. According to the switch box and the junction box, a disposable programmable unit is adopted for storing configuration data of the interconnect network. The programmable interconnect network is realized based on a standard CMOS technique and does not require supporting of a specific process. The programmable interconnect network has high radiation resistance and high interference resistance and prevents soft error and data loss when the programmable interconnect network is interfered by external environment. No DC path exists in a gate oxide breakdown type antifuse unit in the interconnect structure. Small static power consumption and lower work power consumption are realized. After programming, the stored data are fixed to electric potentials of one and zero, and therefore high reliability of the configuration data is realized. The programmed MOS tube is not remarkably different from the un-programmed MOS tube. Easy encryption and high data safety are realized.

Description

technical field [0001] The invention belongs to the field of integrated circuits, in particular to a programmable interconnect network based on programmable unit configuration. Background technique [0002] Field Programmable Gate Array (FPGA, Field Programmable Gate Array) is a digital integrated circuit composed of configurable logic blocks. The configurable logic blocks and interconnection resources are configured through different configuration data to realize specific logic functions. Three basic components constitute: Programmable Logic Block (CLB), Input-Output Unit (IOB) and Programmable Interconnect Network (PI). [0003] The programmable interconnect network (PI) in FPGA is used to realize the connection between programmable logic function blocks, and is an important part of the whole FPGA chip. At present, the programmable interconnection network in FPGA is generally divided into three types according to the configuration technology: the programmable interconnect...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03K19/177
Inventor 傅启攀温长清张勇包朝伟
Owner SHENZHEN STATE MICROELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products