FPGA (field programmable gate array) based implementation method of phased array antenna iteration phase-matching algorithm
A technology of phased array antenna and implementation method, which is applied in computing, special data processing applications, instruments, etc., and can solve the problems of slow running speed of algorithms, large consumption of FPGA hardware resources, and inability to improve system performance, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
specific Embodiment approach
[0087] For a specific antenna structure, it is necessary to first establish a frequency signal lookup table, a wave position signal lookup table, a receiving initial phase lookup table, and a transmitting initial phase lookup table; the specific steps are:
[0088] 1. Establish a frequency signal lookup table: Call the parameterized module library ROM:1-PORT in the FPGA development software QuartusII of Altera Corporation, and establish a frequency signal search ROM ROM_Freq; ROM_Freq calls its corresponding MIF file during the instantiation process to complete the ROM storage Unit and frequency signal data mapping;
[0089] The content of the MIF file: the form data of the MIF file is set as signed integer data, the total amount of data is the total number of frequency points n of antenna work, and the data content is round(-k / In×2 a ×f). Among them, round() is a rounding function; k is the antenna element distribution constant, and the data format is a floating point consta...
Embodiment 1
[0130] The minimum step of the phase shifter required by the antenna system is 11.25°, that is, a 5-bit digital phase shifter is used to realize the phase shifting system. The number of phase shifting units is 96, and the iterative phase matching operation and code value transmission of all phase shifting units need to be completed within 100us.
[0131] Taking into account the system operation speed and operation accuracy, the clock frequency of the counter is designed to be 10MHz, and the expansion multiple is 2 Q The exponential factor Q in is 48. figure 2 Block diagram for the FPGA implementation of the algorithm.
[0132] figure 2 Among them, the number of phase-shifting units is N=96; the distribution constant of antenna elements k=5.5; f is the current operating frequency of the antenna; θ is the required pointing angle of the antenna beam. According to this algorithm, the iterative phase matching calculation of 96 phase-shifting units takes 96×1 / 10MHz=9.6us, and t...
Embodiment 2
[0134] The minimum step of the phase shifter required by the antenna system is 5.625°, that is, a 6-bit digital phase shifter is used to realize the phase shifting system. The number of phase shifting units is 51, and the iterative phase matching operation and code value transmission of all phase shifting units need to be completed within 50us.
[0135] Taking into account the system operation speed and operation accuracy, the counter clock frequency is 5MHz, and the expansion multiple is 2 Q The exponential factor Q in is 64. image 3 Block diagram for the FPGA implementation of the algorithm.
[0136] image 3 Among them, the number of phase-shifting units N=51; the distribution constant of antenna array elements k=11.7; f is the current operating frequency of the antenna; θ is the required pointing angle of the antenna beam. According to this algorithm, the iterative phase matching calculation of 51 phase-shifting units takes 51×1 / 5MHz=10.2us, and the operation speed gre...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com