Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Low-power-consumption 12-bit assembly line successive approximation analog-digital converter

An analog-to-digital converter, successive approximation technology, applied in the direction of analog/digital conversion, code conversion, instruments, etc., can solve the problems of 128 times amplifier difficulty, circuit power consumption can not be effectively reduced, high output accuracy, etc., to achieve Break through the performance bottleneck, reduce the output range, and improve the overall performance

Active Publication Date: 2015-01-28
SOUTH CHINA UNIV OF TECH
View PDF4 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, there are still problems in the design of the traditional pipelined successive approximation analog-to-digital converter: 1. The design of the sub-stage analog-to-digital converter of the traditional pipelined successive approximation analog-to-digital converter adopts the successive approximation converter with capacitive-resistive structure
In this way, the power consumption of the circuit cannot be effectively reduced, and it is difficult for the 128-fold amplifier to achieve high output accuracy

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Low-power-consumption 12-bit assembly line successive approximation analog-digital converter
  • Low-power-consumption 12-bit assembly line successive approximation analog-digital converter
  • Low-power-consumption 12-bit assembly line successive approximation analog-digital converter

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] refer to figure 1 , a low-power 12-bit pipelined successive approximation analog-to-digital converter of the present invention, comprising a 6-bit sub-level successive approximation analog-to-digital converter 101, an operational amplifier 105, a 7-bit sub-level successive approximation analog-to-digital converter 106 and a digital delay calibration unit 110, the residual signal output of the 6-bit sub-stage successive approximation analog-to-digital converter 101 is connected to the input terminal of the operational amplifier 105, and the digital signal of the 6-bit sub-stage successive approximation analog-to-digital converter 101 is output to the digital delay calibration unit 110 The high six-bit input terminal of the operational amplifier 105 is connected to the input terminal of the 7-bit sub-stage successive approximation analog-to-digital converter 106, and the digital signal output of the 7-bit sub-stage successive approximation analog-to-digital converter 106 i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a low-power-consumption 12-bit assembly line successive approximation analog-digital converter which comprises a 6-bit sublevel successive approximation analog-digital converter, an operational amplifier, a 7-bit sublevel successive approximation analog-digital converter and a digital delay calibration unit. The residual signal output end of the 6-bit sublevel successive approximation analog-digital converter is connected with the input end of the operational amplifier, digital signals of the 6-bit sublevel successive approximation analog-digital converter are output to the high 6-bit input end of the digital delay calibration unit, the output end of the operational amplifier is connected with the input end of the 7-bit sublevel successive approximation analog-digital converter, and the digital signal output end of the 7-bit sublevel successive approximation analog-digital converter is connected with the low 6-bit input end of the digital delay calibration unit. The converter effectively achieves combination of assembly line analog-digital converters and successive approximation comparators, effectively improves comprehensive performance of the analog-digital converters, is low in power consumption compared with like analog-digital converters and has wide application prospects in the deep submicron process.

Description

technical field [0001] The invention relates to the technical field of analog-to-digital converters, in particular to a 12-bit pipelined successive approximation analog-to-digital converter with low power consumption. Background technique [0002] With the wide application of digital signal processing technology in the fields of high-resolution images, video processing, and wireless communication, the circuit system puts forward higher requirements for analog-to-digital converters. High-speed, high-precision, low-power ADCs have become the pursuit of the industry. Target. [0003] With the development of advanced manufacturing industry, semiconductor device technology has been developed to the deep sub-micron technology field, which brings many benefits to the signal processing circuit: lower power supply voltage, lower power consumption, higher processing speed, more High integration, smaller chip area, but higher requirements for analog circuit design, traditional circuit...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03M1/38
Inventor 李斌陈华濂吴朝晖武海军
Owner SOUTH CHINA UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products