Unlock instant, AI-driven research and patent intelligence for your innovation.

Germanium-silicon heterojunction bipolar transistor and manufacturing method thereof

A heterojunction bipolar and transistor technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of reducing the parasitic inductance of the device to the ground, the risk of large fragments, and high cost, so as to reduce the complexity of the process and process cost, the effect of reducing the risk of fragmentation

Inactive Publication Date: 2015-04-29
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF12 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the existing structure, through silicon via (Through Silicon Vias, TSV) structure is usually used to realize the connection between the front emitter of the silicon germanium heterojunction bipolar transistor and the P+ silicon substrate on the back, so as to reduce the parasitic inductance of the device to the ground , but the TSV process is more complicated, the cost is high, and there is a great risk of debris during back grinding

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Germanium-silicon heterojunction bipolar transistor and manufacturing method thereof
  • Germanium-silicon heterojunction bipolar transistor and manufacturing method thereof
  • Germanium-silicon heterojunction bipolar transistor and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0040] Such as figure 1 Shown is a schematic diagram of the structure of a silicon-germanium heterojunction bipolar transistor according to an embodiment of the present invention; the silicon-germanium heterojunction bipolar transistor according to an embodiment of the present invention includes:

[0041] P+ silicon substrate 1, a P- epitaxial layer 2 is formed on the P+ silicon substrate 1, and an active region is isolated in the P- epitaxial layer 2 by a field oxygen region 3, that is, the active region It is composed of the P- epitaxial layer 2 surrounded by the field oxygen region 3 .

[0042] A collector region 4, composed of an N-type ion implantation region formed in the active region, the depth of the collector region 4 is greater than the depth of the bottom of the field oxygen region 3, and the collector region 4 is laterally Extending into the bottom of the field oxygen region 3 on both sides of the active region. The N-type ion implantation process condition of t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a germanium-silicon heterojunction bipolar transistor. The germanium-silicon heterojunction bipolar transistor is formed on a P-epitaxial layer of a P+silicon substrate, an active region is isolated by field oxide regions, and a collector region is formed in the active region and extends to enter the bottoms of the field oxide regions on the two sides of the active region; burial layers are formed at the bottoms of the field oxide regions on the two sides of the active region and in contact with the collector region, and first deep hole contacts are formed in the field oxide regions at the tops of the burial layers so that collecting electrodes are led out; a base region consisting of a germanium-silicon epitaxial layer, and an emitter region consisting of polysilicon are successively formed at the top of the collector region, and metal contacts are respectively formed at the tops of the base region and the emitter region; a second deep hole contact penetrating through an interlaminar film and the P-epitaxial layer is formed at the exterior zone of a device, and an emitter is connected with the second deep hole contact and connected to the P+ silicon substrate through top metal layers. The invention further discloses a manufacturing method of the germanium-silicon heterojunction bipolar transistor. According to the germanium-silicon heterojunction bipolar transistor provided by the invention, the structure of the device is not required to be changed, the ground spurious inductance of the device can be reduced, and the power characteristic of the device is improved.

Description

technical field [0001] The invention relates to the field of semiconductor integrated circuit manufacturing, in particular to a germanium-silicon heterojunction bipolar transistor; the invention also relates to a manufacturing method of the germanium-silicon heterojunction bipolar transistor. Background technique [0002] With the increasing maturity of the silicon germanium (SiGe) process, the integration of radio frequency circuits is becoming more and more common, and the radio frequency reception, radio frequency transmission and switches tend to be integrated, so the low noise amplifier (LNA) that amplifies the received signal and the power of the amplified transmitted signal Amplifiers (PA) should be fabricated on the same chip, so it is required to design high-voltage silicon-germanium heterojunction bipolar transistors (SiGe HBT) with different breakdown voltages on the same SiGe process platform only by changing the layout, so as to meet different requirements. ampl...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/737H01L21/331H01L29/06
CPCH01L29/737H01L29/0623H01L29/161H01L29/66242
Inventor 陈曦
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP