Chip bonding block manufacturing method and chip

A manufacturing method and soldering block technology, which is applied in semiconductor/solid-state device manufacturing, electrical components, electrical solid devices, etc., can solve problems such as electrochemical corrosion of chip soldering blocks, and achieve the effect of solving electrochemical corrosion and preventing corrosion

Inactive Publication Date: 2017-01-04
PEKING UNIV FOUNDER GRP CO LTD +1
View PDF4 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In order to improve the problems existing in the prior art, the present invention provides a method f

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip bonding block manufacturing method and chip
  • Chip bonding block manufacturing method and chip
  • Chip bonding block manufacturing method and chip

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0024] The present invention will be described in detail below with reference to the drawings and specific embodiments.

[0025] The present invention provides a method for manufacturing a chip bonding block, refer to the attachment image 3 The process flow chart shown includes: step 301, growing a first passivation layer on a substrate forming a conductive structure; step 302, coating photoresist, performing photolithography, and etching the first passivation Layer forming the bonding pad window of the chip; step 303, removing the photoresist; step 304, performing a plasma passivation treatment to generate a second passivation layer on the surface of the bonding pad window, the second passivation The layer is a metal oxide film.

[0026] Wherein, the plasma passivation treatment is to place the chip in a dry degumming equipment in which oxygen or a mixed gas of oxygen and inert gas is introduced.

[0027] Wherein, the removing of the photoresist specifically includes: first placin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Login to view more

Abstract

The present invention discloses a chip bonding block manufacturing method and a chip. The method comprises: generating a first passivation layer on a substrate configured to form a conductive structure; coating photoresist, performing lithography and etching the first passivation layer to form the bonding block window of the chip; removing the photoresist; and performing plasma passivation processing, generating a second passivation layer at the surface of the bonding block window, wherein the second passivation layer is a metal oxide film, and the metal oxide film can prevent the chip bonding block from electrochemical corrosion through exposing in the air and cannot influence the subsequent packaging and routing. The present invention further discloses a chip, and the chip can prevent the bonding block from corrosion.

Description

technical field [0001] The invention relates to the field of semiconductor integrated circuit manufacturing, in particular to a method for manufacturing a chip bonding block and a chip. Background technique [0002] In the manufacturing process of integrated circuit chips, after all the front-end device manufacturing and back-end metal interconnection are completed, a passivation layer will be grown on the surface of the chip to prevent the metal lines from being mechanically damaged or corroded in subsequent steps. However, the pad portion of the chip must be exposed for testing and packaging. Since the pad window is not protected by any passivation layer, the metal is directly exposed in the air, and it is easy to react with water vapor in the air and impurity gases containing chlorine and fluorine in the subsequent process steps to cause surface corrosion, which will affect Chip performance even leads to wire bonding failure. Such as figure 1 It is an optical microscop...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L21/60H01L23/485
CPCH01L23/485H01L24/11H01L2224/11618
Inventor 石金成马万里高振杰崔永军汪龙强
Owner PEKING UNIV FOUNDER GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products