Unlock instant, AI-driven research and patent intelligence for your innovation.

Low-temperature polysilicon thin film transistor, preparation method and array substrate

A low-temperature polysilicon, thin film transistor technology, applied in transistors, semiconductor/solid-state device manufacturing, semiconductor devices, etc., can solve problems such as increased factory investment costs, uneven corrosion on the surface of the film, and indentation of the sidewall of the film. The effect of smooth sidewalls, improved product yield, and improved replacement efficiency

Inactive Publication Date: 2019-01-11
WUHAN CHINA STAR OPTOELECTRONICS SEMICON DISPLAY TECH CO LTD
View PDF11 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0011] However, for CF 4 In this compound, C-F is a covalent bond, and the binding force of C and F is particularly strong. If you want to break the C-F covalent bond, you need to provide a high amount of extra energy. Therefore, for dry etching equipment, a higher power supply is required. For the factory, it will use higher power, that is, more power consumption; at the same time, in order to ensure sufficient F*, CF 4 CF with higher flow must be fed 4 , which will increase the factory investment cost; therefore, there are some deficiencies in the processing effect of the existing method, such as figure 1 shown, showing that the CF used in the prior art 4 The schematic diagram of the local structure of the structure formed by etching the Ti-AL-Ti film layer above; it can be seen that the CF 4 The result of the product film layer obtained after post-processing, the side wall of the film layer is sunken, and there will be concave and convex corrosion on the surface of the film layer

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Low-temperature polysilicon thin film transistor, preparation method and array substrate
  • Low-temperature polysilicon thin film transistor, preparation method and array substrate
  • Low-temperature polysilicon thin film transistor, preparation method and array substrate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0039] The technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only a part of the embodiments of the present invention, rather than all the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative work shall fall within the protection scope of the present invention.

[0040] Here, it should also be noted that, in order to avoid obscuring the present invention due to unnecessary details, only the structure and / or processing steps closely related to the solution according to the present invention are shown in the drawings, and the Other details not relevant to the present invention.

[0041] Such as figure 2 Shown is the main flow chart of a method for manufacturing a low-temperature polysilicon thin fil...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a low-temperature polysilicon thin film transistor, preparation method and array substrate. The method includes providing a substrate; sequentially forming a buff layer, a low-temperature polycrystalline silicon layer, a source contact region, a drain contact region, a gate insulating layer, a gate layer and a dielectric layer on a substrate; forming a first contact hole and a second contact hole through the dielectric layer and the gate insulating layer, respectively, by dry etching to expose the source contact region and the drain contact region, respectively; Depositing a titaniumaluminumtitanium three-layer structure film layer on the dielectric layer; C2HF5 gas is use for plasma cleaning the surface of the source electrode and the drain electrode. The implementation of the invention can improve the effect of preparing the source electrode and the drain electrode post-treatment process and reduce the cost.

Description

Technical field [0001] The invention relates to the technical field of low-temperature polysilicon thin film transistors (LTPS-TFF), in particular to a low-temperature polysilicon thin film transistor, a preparation method and an array substrate. Background technique [0002] At present, in the traditional low-temperature polysilicon thin-film transistor (LTPS-TFT) manufacturing process, the titanium / aluminum / titanium (Ti / AL / Ti) film layer is dry etched to form a source / drain (Source) / Drain) driving circuit; and Ti / AL / Ti film layer generally adopts chlorine gas (CL 2 ) For etching, in CL 2 After the etching is completed, CL and AL are replaced with AlCL 3 The form attached to the surface of the AL film, the specific chemical reactions involved are as follows: [0003] Cl 2 Cl - +Cl + +Cl*+Cl 2 * [0004] Ti+Cl*+Cl - TiCl x ↑(where TiCl x Take TiCl 4 Mainly, there are transitional compounds at the same time) [0005] Al+ Cl*+Cl - ALCl x ↑(where AlCl x AlCl 3 Mainly, there are tran...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L21/02H01L29/786
CPCH01L21/02071H01L29/66757H01L29/78675
Inventor 张朋宾
Owner WUHAN CHINA STAR OPTOELECTRONICS SEMICON DISPLAY TECH CO LTD