ldmos device
A device and semiconductor technology, applied in the field of laterally diffused metal oxide semiconductor devices, can solve the problems of thick oxide layer thickness and unsatisfactory depletion effect, and achieve the effect of reducing specific on-resistance and substrate resistance.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example L
[0061] The LDMOS device according to the first embodiment of the present invention:
[0062] like image 3 shown is a schematic structural diagram of the LDMOS device according to the first embodiment of the present invention; the LDMOS device according to the embodiment of the present invention includes:
[0063] N-type heavily doped semiconductor substrate 1 .
[0064] In the embodiment of the present invention, the semiconductor substrate 1 is a silicon substrate, and the first epitaxial layer 2 is a silicon epitaxial layer. The doping impurities of the semiconductor substrate 1 are phosphorus or arsenic. Preferably, the doping impurity of the semiconductor substrate 1 is arsenic. Since the diffusion rate of arsenic in silicon is lower, the effect of arsenic is better.
[0065] A lightly doped first epitaxial layer 2 of the second conductivity type is formed on the surface of the semiconductor substrate 1 .
[0066] Channel regions 5 doped with the second conductivity t...
no. 2 example L
[0082] The LDMOS device according to the second embodiment of the present invention:
[0083] like Figure 4 shown is a schematic structural diagram of the LDMOS device according to the second embodiment of the present invention; the difference between the LDMOS device according to the second embodiment of the present invention and the LDMOS device according to the first embodiment of the present invention is:
[0084] The connecting structure consists of deep hole contacts 12b, in Figure 4 The connecting structure is represented by the mark 12b alone in the middle. The bottom of the deep hole contact 12b passes through the channel region 5 and the first epitaxial layer 2 and is in contact with the semiconductor substrate 1; the top of the deep hole contact 12b is connected to the source electrode.
no. 3 example L
[0085] The LDMOS device of the third embodiment of the present invention:
[0086] like Figure 5 shown is a schematic structural diagram of the LDMOS device according to the third embodiment of the present invention; the LDMOS device according to the third embodiment of the present invention is formed by further improvement on the basis of the LDMOS device in the second embodiment of the present invention. Further improvements of LDMOS devices are:
[0087] The LDMOS device is an N-type LDMOS device, the first conductivity type is N-type, and the second conductivity type is P-type. A second contact region 13 heavily doped with P-type is formed at the bottom of the channel region 5 , and the second contact region 13 is in contact with the channel region 5 and the first epitaxial layer 2 respectively and serves to reduce the The contact resistance between the channel region 5 and the first epitaxial layer 2 further increases the strike of the NPN triode composed of the drift ...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


