Processing method of through cavity structure silicon wafer
A processing method and technology for silicon wafers, applied in the field of silicon wafer processing, can solve the problems that grinding cannot be completed as required, cannot transfer silicon wafers, and affect sealing, etc., and achieve excellent comprehensive technical effects, huge economic and social value, and products. The effect of quality assurance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0029] A method for processing a silicon wafer with a through-cavity structure, which sequentially operates according to the following requirements:
[0030] ① Ion implantation is performed on the silicon wafer or graphic chip; the treatment of step ① is to pre-treat the fake bottom by peeling off the microwave split technology at the end;
[0031] ② Implant the false bottom, and use the silicon chip to bond with the graphic chip; the bonded silicon chip is the false bottom, which will seal the graphics in the next step and ensure that the machine can be processed; step ② is directly bonded by the silicon chip Combined technology to achieve the purpose of introducing false bottom;
[0032] ②Grinding and polishing by mechanical grinding or / and chemical polishing, using the bonded silicon wafer as the substrate, thinning the graphic chip, grinding to the depth of the exposed graphic, and exposing the cavity that was not exposed originally; grinding Polishing uses mechanical gri...
Embodiment 2
[0044]A method for processing a silicon wafer with a through-cavity structure, which sequentially operates according to the following requirements:
[0045] ① Carry out chemical wet cleaning on the graphic sheet to remove contamination, reduce metal and organic pollution, and then perform oxidation treatment, and uniformly grow 0.1-0.5μm on the front and back, edges, and cavities of the graphic sheet at 800-1150°C thick oxide layer.
[0046] ②Hydrogen ion implantation with energy of 10-120Kev, dose of 1E15-9E16, and beam current of 1-20mA is carried out on the graphic sheet.
[0047] ③Use an ordinary silicon wafer and graphic wafer for 0-90s plasma enhancement, and bond the ordinary silicon wafer with the surface with graphics, and the ordinary silicon wafer is the false bottom.
[0048] ④Grind the bonding sheet of step ③, and grind the graphic sheet, use the false bottom as the substrate, thin the graphic sheet, and grind to the depth of the exposed pattern.
[0049] ⑤ Perf...
PUM
| Property | Measurement | Unit |
|---|---|---|
| surface roughness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 
