CMOS comparator

An oxide semiconductor, complementary metal technology, applied in instruments, differential amplifiers, DC-coupled DC amplifiers, etc., can solve the problems of reducing the speed of the comparator, increasing the cost, unable to eliminate the impact, etc., and achieving the effect of high precision and high speed

Inactive Publication Date: 2005-06-01
SOUTHEAST UNIV
View PDF0 Cites 24 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although input offset storage and output offset storage can greatly reduce the input offset voltage of the comparator, these two offset cancellation techniques need to add an offset storage capacitor to the signal transmission path, which reduces the speed of the comparator, and it cannot eliminate the transistor switch. The effe

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CMOS comparator
  • CMOS comparator
  • CMOS comparator

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0012]A complementary metal oxide semiconductor comparator circuit is composed of first, second and third stage differential input pre-amplifiers 1, 2 and 3, an output latch 4 and a feedback offset adjustment circuit 5. The first differential amplifier 1 is composed of bias current transistor P1, bias current transistor P2, differential input transistors P3 and P4, cascaded PMOS transistors P5 and P6, clamping PMOS transistor P7, switch transistors N1, N2 and N8, bias The current tube N3, the load tubes N4, N5, N6 and N7, and the capacitor C0 are composed. The gate terminals of the switch tubes N1 and N2 are connected to the clock signal W0, the source terminal is connected to the bias voltage Vref, and the drain terminals are connected to the gates of the differential input transistors P3 and P4. The source terminal of the bias current tube P1 is connected to the power supply VDD, the gate terminal is connected to the drain terminal and is connected to the gate terminal of the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The CMOS comparator has feedback offset regulating circuit comprising switching capacitor filter and voltage regulating circuit, output latch with output connected to the input of the switching capacitor, the output of the switching capacitor filter connected to the input of the voltage regulating circuit, the output of voltage regulating circuit connected to one end of the comparator offset correcting capacitor C3, the other end of C3 connected to the non-inversion input of the first amplifier, and the capacitor C4 as the capacitor of C3 with one end connected to the inversion input of the first amplifier and the other end grounded. The switching capacitor filter consists of the first branch and the second branch, the first branch consists of two transmission gates, the second branch consists of one inverter and two other transmission gates, and the inverter has its input connected to the output of the output latch.

Description

technical field [0001] The invention relates to a comparator circuit suitable for successive approximation analog-to-digital converters, pipeline structure analog converters and other high-precision comparators, in particular to a complementary metal-oxide-semiconductor comparator. Background technique [0002] Speed ​​and precision are two of the most important characteristics of analog circuits, especially in high-speed and high-precision analog-to-digital converters (ADCs). However, the speed and accuracy of the ADC circuit are usually determined by the accuracy and speed of the comparator, because the comparator input offset and delay directly affect the accuracy and speed of the analog-to-digital converter circuit. Due to process drift, the mismatch of circuit elements in the comparator makes the comparator input offset voltage usually about 50mV. Therefore, in order to meet the high-precision analog-to-digital converter (ADC) design, it is ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03F3/45H03K5/24H03M1/34
Inventor 吴建辉吴光林茆邦琴饶进时龙兴
Owner SOUTHEAST UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap