Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

CMOS devices with a single work function gate electrode and method of fabrication

a technology of gate electrodes and work functions, applied in the direction of semiconductor devices, basic electric elements, electrical equipment, etc., can solve the problems of compromising sce, affecting the work function of transistors, and having a threshold voltage that is too high,

Inactive Publication Date: 2007-04-26
TAHOE RES LTD
View PDF97 Cites 354 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention relates to a method of fabricating CMOS devices with a single work function gate electrode that can achieve low threshold voltages for both pMOS and nMOS transistors. The technical effect of this invention is to provide a more cost-effective and reliable approach to achieving low threshold voltages for advanced CMOS applications. The conventional method of using two different gate electrodes for each transistor type is expensive and reliability issues arise with the use of different metals for the gate electrodes. The present invention provides a solution to these issues by using a single mid-gap metal as the gate electrode for both pMOS and nMOS transistors, which allows for better scaling of the transistor design and better performance.

Problems solved by technology

For such devices, a “mid-gap” work function gate electrode that is located in the middle of the p and n channel work function range is inadequate.
A mid-gap gate electrode typically results in a transistor having either a threshold voltage that is too high for high-performance applications, or a compromised SCE when the effective channel doping is reduced to lower the threshold voltage.
Therefore, a single mid-gap gate material is also incapable of achieving low threshold voltages for both pMOS (a MOSFET with a p-channel) and nMOS (a MOSFET with an n-channel) multi-gate transistors.
Attempts at changing the work function of metal gate materials to achieve similar threshold voltages is difficult as the metal work function must either be varied with an alloy mixture or two different metals utilized for n and p-channel devices.
While fabricating transistors having gate electrodes made of two different materials is prohibitively expensive, simpler approaches to dual-metal gate integration like work-function engineering of molybdenum, nickel and titanium through nitrogen implantation or silicidation suffer from problems such as poor reliability and insufficient work-function shift.
However, as previously described, if a single mid-gap metal is used as the gate electrode for both the pMOS and nMOS transistors, the transistors have not had the low threshold voltage required for advanced CMOS.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CMOS devices with a single work function gate electrode and method of fabrication
  • CMOS devices with a single work function gate electrode and method of fabrication
  • CMOS devices with a single work function gate electrode and method of fabrication

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] A novel device structure and its method of fabrication are described. In the following description, numerous specific details are set forth, such as specific materials, dimensions and processes, etc. in order to provide a thorough understanding of the present invention. In other instances, well-known semiconductor processes and manufacturing techniques have not been described in particular detail in order to not unnecessarily obscure the present invention.

[0015] Embodiments of the present invention include complementary (pMOS and nMOS) transistors having semiconductor channel regions which have been band gap engineered to achieve a low threshold voltage. In particular embodiments, the complementary devices utilize the same material having a single work function as the gate electrode. Engineering the band gap of the semiconductor transistor channels rather than engineering the work function of the transistor gate metal for the individual pMOS and nMOS devices avoids the manuf...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Described herein are a device utilizing a gate electrode material with a single work function for both the pMOS and nMOS transistors where the magnitude of the transistor threshold voltages is modified by semiconductor band engineering and article made thereby. Further described herein are methods of fabricating a device formed of complementary (pMOS and nMOS) transistors having semiconductor channel regions which have been band gap engineered to achieve a low threshold voltage.

Description

RELATED APPLICATIONS [0001] This application relates to the application entitled “Method of Fabricating CMOS Devices Having a Single Work Function Gate Electrode by Band Gap Engineering and Article Made Thereby,” filed on Sep. 28, 2005.BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] The present invention relates to the field of semiconductor integrated circuit manufacturing, and more particularly to CMOS (complementary metal oxide semiconductor) devices having gate electrodes with a single work function. [0004] 2. Discussion of Related Art [0005] During the past two decades, the physical dimensions of MOSFETs have been aggressively scaled for low-power, high-performance CMOS applications. In order to continue scaling future generations of CMOS, the use of metal gate electrode technology is important. For example, further gate insulator scaling will require the use of dielectric materials with a higher dielectric constant than silicon dioxide. Devices utilizing su...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L29/76
CPCH01L21/823807H01L21/823821H01L21/823878H01L21/845H01L27/1211H01L29/66795H01L29/785H01L29/66439H01L29/775H01L29/0673H01L29/068H01L29/1054
Inventor DOYLE, BRIAN S.JIN, BEEN-YIHKAVALIEROS, JACK T.DATTA, SUMANBRASK, JUSTIN K.CHAU, ROBERT S.
Owner TAHOE RES LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products