Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Nonvolatile semiconductor memory device having excellent charge retention and manufacturing process of the same

a semiconductor memory and charge retention technology, applied in the direction of semiconductor devices, electrical appliances, nanotechnology, etc., can solve the problems of high device integration difficulty, data erasure operation speed improvement difficulty, etc., and achieve excellent adhesiveness and excellent productivity

Inactive Publication Date: 2007-07-05
ASAHI GLASS CO LTD +1
View PDF9 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention provides a nonvolatile semiconductor memory device with a high charge retention characteristic, which is important for improving the performance of nonvolatile memories. The charge retention layer of the device contains conductive nano-particles or a combination of conductive nano-particles and an insulating matrix. The insulating matrix is amorphous and has an electron affinity of at most 1.0 eV. The work function of the conductive nano-particles is at least 4.2 eV. The difference between the work function of the nano-particles and the work function of the semiconductor substrate or the control gate is at most 0.5 eV. The distance between surfaces of the nano-particles adjacent to each other is from 1 to 5 nm. The insulating matrix is made of at least one chemical compound selected from the group consisting of an oxide, a carbide, a nitride, a boride, a silicide, and a fluoride. The process for manufacturing the nonvolatile semiconductor memory device includes forming the charge retention layer in a self-organizing manner by physical vapor deposition of each material. The nonvolatile semiconductor memory device has improved charge retention, high integration, and data writing and erasing operations.

Problems solved by technology

This problem causes various problems in the characteristic of the above-mentioned nonvolatile memory devices, such that miniaturization or high integration of the devices is difficult and that the improvement of the speed of data-writing operation or data-erasing operation is difficult.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Nonvolatile semiconductor memory device having excellent charge retention and manufacturing process of the same
  • Nonvolatile semiconductor memory device having excellent charge retention and manufacturing process of the same
  • Nonvolatile semiconductor memory device having excellent charge retention and manufacturing process of the same

Examples

Experimental program
Comparison scheme
Effect test

example 1

[0097] The nonvolatile semiconductor memory device of this Example will be explained, referring to FIG. 2. A tunnel insulating film 2 was formed on a p-type semiconductor substrate 1. The tunnel insulating film 2 was formed on the surface of the semiconductor substrate 1 by subjecting the semiconductor substrate to thermal oxidation at 800° C. and had a thickness of 5 nm.

[0098] Then a charge retention layer 3 constituted by an insulating matrix 3b containing nano-particles 3a, was formed so as to have a thickness of 5 nm by a capacitively coupled magnetron sputtering method as described below. Metal Co having a work function of 5.0 eV was selected for the nano-particles and amorphous SiO2 having an electron affinity of 1.0 eV for the insulating matrix. In the sputtering step, a target composed of a SiO2 target having a diameter of 3 inches (7.62 cm) and Co chips of 5 mm square placed thereon, was employed. The amount of the Co chips was adjusted so that the chips occupy 20% of the ...

example 2

[0102] The nonvolatile semiconductor memory device of this example is explained, referring to FIG. 3. An SOI (Silicon On Insulator) substrate having a p-type SOI layer 1a, was employed for a p-type semiconductor substrate 1. An isolation was performed by a mesa process and boron was implanted to adjust the threshold voltage. The work function of the p-type SOI layer 1a was estimated to be 4.95 eV at this time. Then, a tunnel insulating film 2 was formed on the surface of the p-type SOI layer 1a. The tunnel insulating film 2 was formed by subjecting the semiconductor substrate to thermal oxidation at 800° C. and has a thickness of 3 nm.

[0103] Then, a charge retention layer 3 composed of an insulating matrix 3b containing nano-particles 3a was formed to have a thickness of 5 nm by a capacitively coupled magnetron sputtering method as follows. Metal Ru having a work function of 4.7 eV was selected for the material of the nano-particles, and AlN having a negative electron affinity was ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

There has been a problem in conventional Si-type floating-gate type nonvolatile semiconductor memory devices that the charge retention characteristic is low due to insufficiently large electron affinity of Si, therefore improvement of the memory performances, such as scaling down of a memory cell and increasing operation speed, have been difficult to be achieved due to the essential problem. In order to solve the above problem, in the nonvolatile semiconductor memory device of the present invention, a material having large work function or large electron affinity or a material having a work function close to that of semiconductor substrate or of a control gate, is employed for a floating gate retaining charges. Further, an amorphous material having small electron affinity for an insulating matrix is used. Further, at a time of deposition of charge retention layer, the supply ratio of the nano-particle material and the insulating matrix material, such as the mixture ratio of materials of both phases in a target in a sputtering method, is adjusted. By these methods, the charge retention characteristic of the floating-gate type nonvolatile semiconductor memory device can be improved, and the above-mentioned problem of the nonvolatile semiconductor memory device can be solved.

Description

BACKGROUND OF THE INVENTION FIELD OF THE INVENTION [0001] The present invention relates to a nonvolatile semiconductor memory device and its manufacturing process. In particular, the present invention relates to a structure in which particles with nano-scale consisting of at least one type of single-element substance or its compound are densely distributed in an insulating matrix. Further, the present invention relates to a nonvolatile semiconductor memory device having a charge retention layer with excellent retention characteristic by optimizing the work function or the electron affinity between the nano-particles and the insulating matrix, and by optimizing the distances between surfaces of adjacent nano-particles, and its manufacturing process realizing low cost and good reproducibility. DISCUSSION OF BACKGROUND [0002] Heretofore, as a recording medium in which a large amount of data can be memorized and rewritten, a memory device employing a semiconductor such as DRAM or SRAM, ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L21/336H01L21/3205
CPCH01L29/42332Y10S977/943
Inventor TAKATA, MASAAKIKOYANAGI, MITSUMASA
Owner ASAHI GLASS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products