Highly reliable network server system on chip and design method thereof

A network-on-chip and design method technology, applied in transmission systems, digital transmission systems, data exchange networks, etc., can solve problems such as exceeding the clock cycle, increase delay, errors, etc., achieve reliable data transmission, reduce area and power consumption overhead Effect

CN101335606AActive Publication Date: 2008-12-31INST OF COMPUTING TECH CHINESE ACAD OF SCI
0 Cites 23 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Publication Date
2008-12-31

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses an on-chip network router system with high reliability and a design method thereof, wherein, the design method of the on-chip network router system with high reliability comprises the steps that: a router soft core based on a wormhole routing swap mode and a rotation routing selection mode is designed; a corresponding SCAC coding circuit, an SCAC decoding circuit and an SCAC error correction circuit are designed for data with a specified width; and the SCAC error correction circuit is added into the router; the SCAC coding circuit and the SCAC decoding circuit are connected with the router so as to from a framework of the router system; an SCAC-TMR fault tolerance proposal is designed for the framework of the router system and the on-chip network router system with high reliability is realized; the functions of the on-chip network router system with high reliability are tested and verified and the performance of the on-chip network router system with high reliability is evaluated. The on-chip network router system with high reliability of the invention can reduce the area, the energy consumption and the expenses of the on-chip network, ensure the reliable data transmission of the on-chip network and prevent a signal jumping with a relatively long time delay from appearing on the channel, thus being more applicable to the design of fault-tolerant and multi-core processors in the future.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of semiconductor technology, and is mainly aimed at a design method of an on-chip network, in particular to a highly reliable on-chip network router system and a design method thereof. Background technique

[0002] At present, in nanotechnology and multi-core processors, on-chip interconnect lines have become a key bottleneck restricting performance and power consumption requirements in chip design. To this end, the researchers designed an on-chip communication network based on packet transmission, also known as Network-on-Chip (NOC), to meet the requirements of system performance and power consumption, and it is suitable for multi-core processors. However, VLSI systems suffer from severe loss of signal integrity due to the presence of parasitic elements in the circuit, such as time delays caused by crosstalk, which is common on long interconnect lines. At the same time, due to external radiation or electri...

Examples

Embodiment Construction

[0087] In order to make the object, technical solution and advantages of the present invention clearer, a highly reliable network-on-chip router system and its design method of the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0088] The present invention is a highly reliable network-on-chip (Network-On-Chip, NOC) router (Router) system based on Selected Crosstalk Avoidance Code (SCAC)-Triple Modular Redundancy (TMR) scheme and Its design method includes the soft core of the network-on-chip router for packet transmission, SCAC encoding circuit, SCAC decoding circuit and SCAC error correction circuit, as well as the fault-tolerant scheme and evaluation unit of the high-reliability router system to ensure that the network-on-chip can transmit data reli...