Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Preparation process of superconductive planar circuit

A planar circuit and preparation process technology, which is applied in the manufacture/processing of superconductor devices, multilayer circuit manufacturing, and the formation of electrical connection of printed components, etc. and other problems, to achieve the effect of reducing performance deterioration and impact on circuit performance, meeting large-scale industrialization, and long process cycle.

Active Publication Date: 2012-11-07
TSINGHUA UNIV
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0010] The above preparation steps require two photolithography and two etching, so two sets of photolithography templates (one electrode pattern template and one circuit pattern template) are required, which not only has a long process cycle, but also has high cost and high process complexity.
In addition, the second photolithography in the above preparation process is carried out on the surface of the superconducting layer, because the oxide superconducting thin film interacts with water and carbon dioxide (CO 2 ) contact is prone to chemical reactions, which will lead to the degradation of the performance of the superconducting film. The above manufacturing steps increase the possibility of defects in the superconducting circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Preparation process of superconductive planar circuit
  • Preparation process of superconductive planar circuit
  • Preparation process of superconductive planar circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] figure 2 It is a flow chart of an embodiment of the preparation process of the superconducting planar circuit of the present invention.

[0031] The preparation process is carried out in a clean room within 100 grades, the temperature is room temperature, and the relative humidity is less than 40%. The specific preparation steps are as figure 2 Shown:

[0032] Step one (21), provide a substrate with conductive layer and superconducting thin film layer on the surface, described substrate can be silicon Si, silicon Si / silicon dioxide SiO 2 , germanium Ge, gallium arsenide GaAs, etc., or lanthanum aluminate LaAlO 3 , magnesium oxide MgO, strontium titanate SrTiO 3 , sapphire and other single crystal substrates, the thickness is 0.05 ~ 1mm. The superconducting material can be simple substance, alloy and simple compound, such as niobium Nb, lead Pb, niobium-zirconium alloy Nb-Zr, niobium-titanium alloy Nb-Ti, niobium-titanium-tantalum alloy Nb-Ti-Ta, niobium-tin alloy...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
sizeaaaaaaaaaa
diameteraaaaaaaaaa
widthaaaaaaaaaa
Login to View More

Abstract

The invention discloses a preparation process of a superconductive planar circuit. The preparation process comprises the following steps: firstly, taking a substrate the surface of which is provided with a conductive layer and a superconductive thin film layer as required, and forming a circuit diagram consisting of photoresist on the surface of the conductive layer; secondly, etching the conductive layer and the superconductive layer into the circuit diagram through a dry etching method or a wet etching method to remove the photoresist on the surface of the circuit; thirdly, manually coatingthe photoresist at a position of the circuit, which needs to retain a conductive layer electrode, then baking; fourthly, etching the conductive layer through a dry etching method or a wet etching method, and removing the photoresist; and fifthly, obtaining the finished product. The process of the invention reduces the influence to the performance of a superconductive film, reduces photoetching steps and has the advantages of short period, low process complexity and less manufacturing cost.

Description

technical field [0001] The invention relates to the preparation of a superconducting planar circuit, which is a preparation process of a superconducting planar circuit. Background technique [0002] In the microwave frequency band below 10GHz, the microwave surface resistance of superconducting thin film materials is more than two orders of magnitude lower than that of ordinary metals, and it is also significantly lower than ordinary metal materials in the high frequency band. The excellent characteristics of superconducting thin film materials make superconducting technology have broad application prospects in the field of electronics. High-performance planar circuit devices can be prepared with superconducting materials, including superconducting resonators, filters, delay lines, delay line filters, and antennas. The Q value of the resonator made of superconducting thin film is as high as tens of thousands, which is much larger than that of ordinary metal resonators. Fil...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L39/24H05K3/46H05K3/40H10N60/01
Inventor 张晓平郭旭波曹必松金世超
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products