Method of manufacturing semiconductor element metal gate stack

A metal gate and manufacturing method technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of component performance change, p-type metal gate resistance increase, etc., to reduce mismatch and RC Delayed, negativity-increased effects
CN102148147AInactive Publication Date: 2011-08-10TAIWAN SEMICON MFG CO LTD

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
TAIWAN SEMICON MFG CO LTD
Publication Date
2011-08-10
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention provides a method of manufacturing a semiconductor element metal gate stack. The present disclosure provides a method that includes forming a high k dielectric layer on a semiconductor substrate; forming a polysilicon layer on the high k dielectric layer; patterning the high k dielectric layer and polysilicon layer to form first and second dummy gates in first and second field effect transistor (FET) regions, respectively; forming an inter-level dielectric (ILD); applying a first CMP process to the semiconductor substrate, exposing the first and second dummy gates; removing the polysilicon from the first dummy gate, resulting in a first gate trench; forming a first metal electrode in the first gate trench; applying a second CMP process; forming a mask covering the first FET region and exposing the second dummy gate; thereafter removing the polysilicon from the second dummy gate, resulting in a second gate trench; forming a second metal electrode in the second gate trench; and applying a third CMP process. The invention maintains the integration of metal gate electrode and the expected working function and improves the circuit effect.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to a manufacturing method of a semiconductor element, in particular to a manufacturing method of a semiconductor element forming metal gate stacks. Background technique

[0002] When a semiconductor device such as a metal oxide semiconductor field effect transistor (MOSFET) is scaled by different technologies, high-k dielectric materials and metals are suitable for forming a gate stack. However, in the method of forming metal gate stacks of n-type metal-oxide-semiconductor (nMOS) transistors and p-type metal-oxide-semiconductor (pMOS) transistors, different problems arise when integrating processes and materials. For example, when the p-type metal gate of a p-type metal-oxide-semiconductor (pMOS) transistor is exposed to a process that removes polysilicon to form an n-type metal gate, the aluminum filling the p-type metal gate electrode can be damaged and recessed . For example, the n-type metal layer is deposited uneven...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More