CMOS (complementary metal-oxide-semiconductor transistor) image sensor for realizing two-dimensional discrete cosine transformation

A two-dimensional discrete cosine, image sensor technology, applied in image communication, color TV parts, TV system parts and other directions, can solve the problem of low acquisition and processing efficiency, increase image sensor power consumption and chip area, restrict image sensor application and other issues to achieve the effect of shortening computing time, reducing parts, and reducing power consumption

A two-dimensional discrete cosine, image sensor technology, applied in image communication, color TV parts, TV system parts and other directions, can solve the problem of low acquisition and processing efficiency, increase image sensor power consumption and chip area, restrict image sensor application and other issues to achieve the effect of shortening computing time, reducing parts, and reducing power consumption

CN102710906AInactive Publication Date: 2012-10-03TIANJIN UNIV

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CMOS (complementary metal-oxide-semiconductor transistor) image sensor for realizing two-dimensional discrete cosine transformation
  • CMOS (complementary metal-oxide-semiconductor transistor) image sensor for realizing two-dimensional discrete cosine transformation
  • CMOS (complementary metal-oxide-semiconductor transistor) image sensor for realizing two-dimensional discrete cosine transformation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031]The traditional CMOS image sensor array architecture includes a pixel array for receiving light signals and converting them into voltage signals, amplifying the voltage signals and performing correlated double sampling (CDS) to eliminate fixed pattern noise (FPN) and reset noise readout circuit, a multiplexer (MUX) for selecting specific pixel values ​​for subsequent amplification, a programmable gain amplifier (DPGA) for amplifying voltage signals corresponding to pixel values ​​for analog-to-digital conversion, and converting voltage values ​​into digital The signal is processed by an analog-to-digital converter (ADC) for subsequent digital image processing and peripheral control timing circuits. This invention will improve the traditional CMOS image sensor architecture and realize 2D-DCT by mixed signal processing.

[0032] Suppose {X(m, n)|m=0, 1,..., M-1; n=0, 1,..., N-1} is a two-dimensional image signal data matrix, and its two-dimensional discrete cosine Transfo...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to the field of the integrated circuit design of micro-electronics and the field of encoding and compressing of a digital image. A CMOS (complementary metal-oxide-semiconductor transistor) image sensor structure for realizing 2D-DCT (two-dimensional-discrete cosine transformation) is provided so that the 2D-DCT is finished in a process of obtaining an image; and compared with the traditional processing flow, the area and power consumption for introducing a 2D-DCT module which is extra used are reduced on the basis of not reducing the sensing quality of the image. The technical scheme disclosed by the invention is as follows: the CMOS image sensor for realizing the two-dimensional discrete cosine transformation comprises a pixel array, a read-out circuit, a switch capacitance array, a multi-path selector MUX (multiplexer), a DPGA (digital programmable gain amplifier), an ADC (analogue-to-digital converter) and a control time sequence circuit and further comprises an analogue accumulator; and the ADC is internally and additionally provided with a switch control module 2, a register 2, a capacitance access and a digital accumulator. The CMOS image sensor disclosed by the invention is mainly applied to encoding and compressing the image sensor.

Description

technical field [0001] The present invention relates to the field of integrated circuit design of microelectronics and the field of digital image coding compression, especially a switched capacitor amplifier circuit, an analog accumulator and a two-dimensional discrete cosine transform (Two-Dimensional Discrete Cosine Transform, 2D-DCT), specifically, It relates to a CMOS image sensor that realizes two-dimensional discrete cosine transform. Background technique [0002] The CMOS image sensor (CMOS Image Sensor, CIS) based on the standard CMOS process has gradually become the mainstream device for image and video acquisition due to its characteristics of monolithic integration, low power consumption, low cost, small size, and image information can be read randomly. . [0003] The traditional CIS-based video signal acquisition and processing process mainly includes four parts: image acquisition, data compression, data transmission and decompression, such as figure 1 shown. ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
03 Oct 2012
Publication
CN102710906A
IPC
H04N5/3745; H04N5/378; H04N5/341
Inventors
姚素英; 王龙菲