Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

0.1-5GHz CMOS (complementary metal oxide semiconductor) power amplifier

A power amplifier and power amplifier circuit technology, applied in the field of ultra-wideband CMOS RF power amplifiers, can solve the problems of limiting the power capacity of a single transistor, limiting the output voltage swing of the transistor drain, and increasing difficulties, so as to avoid low breakdown voltage characteristics, improved input circuit matching, and improved stability and reliability

Inactive Publication Date: 2014-02-19
TIANJIN UNIV
View PDF3 Cites 24 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Compared with the GaAs process, the transistor of the CMOS process has a lower breakdown voltage and a higher knee voltage, which limits the output voltage swing of the drain of the transistor, thereby limiting the power capacity of a single transistor
In order to obtain higher power output, a typical solution will arrange multiple CMOS transistors in parallel (parallel configuration) to improve power tolerance, but this increases the gate-source capacitance, which reduces the input impedance and increases the input impedance. It is difficult to design the impedance matching of the circuit. At the same time, the optimal output load impedance of the transistor amplifier with this structure is very small, and an additional output impedance matching network is required for the impedance matching design of the output circuit, so the impedance of the output circuit is also increased. Match Design Difficulty
Especially when the output power is greater than 100mW, when the low impedance of the transistor output circuit is converted to 50 ohms, the power conversion efficiency is low, the output power will also be reduced, and the power amplifier efficiency will also be reduced
[0006] 2. Difficulties in the realization of ultra-wideband indicators
However, the traditional single-stage stacking structure based on CMOS technology has the following problems: 1) low power gain 2) very difficult to match ultra-wideband input 3) serious loss of high-frequency gain
[0012] (1) It is more difficult to output high power under ultra-wideband;
[0013] (2) The chip area of ​​the traditional method under UWB is relatively large;
[0014] (3) The difficulty of input and output matching circuits under ultra-wideband is increased;
[0015] (4) It is difficult to achieve high power gain under ultra-wideband conditions

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • 0.1-5GHz CMOS (complementary metal oxide semiconductor) power amplifier
  • 0.1-5GHz CMOS (complementary metal oxide semiconductor) power amplifier

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] Such as figure 1 As shown, the 0.1-5GHz ultra-wideband CMOS power amplifier of the present invention is an ultra-wideband radio frequency power amplifier with a two-stage common-source four-times series distributed structure, which is designed using a CMOS process.

[0029] The amplifier includes an input matching circuit, an ultra-wideband driving stage amplifying circuit, an ultra-wideband power amplifying circuit and an output DC blocking circuit, wherein the ultra-wideband driving stage amplifying circuit as the first stage is used to realize the ultra-wideband driving power gain of the amplifier, and Ensure that the ultra-wideband S11 parameter matching of the entire circuit; the ultra-wideband power output stage circuit as the second stage is used to ensure the ultra-wideband power output of the entire circuit and a good ultra-wideband S22 parameter matching, the ultra-wideband drive stage amplifier circuit and the ultra-wideband The broadband power amplifying cir...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a 0.1-5GHz ultra-wideband CMOS (complementary metal oxide semiconductor) power amplifier which comprises an input matching circuit, an ultra-wideband driving-stage amplifying circuit, an ultra-wideband power amplifying circuit and an output direct-current blocking circuit. A first ultra-wideband driving stage is used for acquiring preceding-stage gain and guaranteeing ultra-wideband input matching of the integral circuits; an ultra-wideband driving power stage is used for guaranteeing high power output of the integral circuits and an excellent ultra-wide output matching characteristic of the integral circuits. The 0.1-5GHz ultra-wideband CMOS power amplifier has the advantages that a double-stage stacking structure is combined with a compensation capacitive circuit, so that a chip is small in area and wide in bandwidth; parameters of the amplifier can be determined after various indexes such as the gain, bandwidths and output power of the integral circuits are integrated in the integral circuits, so that requirements on high gain, linearity and driving power and flatness at the bandwidth of 0.1-1.5GHz can be met.

Description

technical field [0001] The invention relates to the field of complementary metal oxide semiconductor (CMOS) radio frequency power amplifiers and integrated circuits, in particular to an ultra-wideband CMOS radio frequency power amplifier covering the application of industry-specific network frequency bands. Background technique [0002] The rapid development of wireless communication markets such as mobile phones, cordless phones, radio frequency tags (RFID), and wireless local area networks (WLAN) has continuously promoted the development of RF front-end transceivers in the direction of high integration, low power consumption, compact structure, and low price. More and more single-chip radio frequency transceiver communication systems are designed and implemented using cheap and relatively mature and reliable CMOS technology, which requires more and more communication system sub-modules to be designed with CMOS technology while ensuring high performance, so that A highly in...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03F3/20
Inventor 马建国邬海峰王立果周鹏刘建利
Owner TIANJIN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products