Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Shallow groove isolation structure forming method

An isolation structure, shallow trench technology, applied in the direction of electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problems of easy occurrence of grooves 117, affecting the electrical performance of semiconductor devices, and leakage of semiconductor devices PMOS transistors, etc. The effect of electrical properties

Active Publication Date: 2014-05-21
SEMICON MFG INT (SHANGHAI) CORP
View PDF6 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, the shallow trench isolation structure 115b formed through the above process is prone to grooves 117 at the joints with the pad oxide layer 103 and the semiconductor substrate 101, resulting in the "narrow-width effect" of the formed semiconductor device. (narrow width effect) and the formed PMOS transistors are prone to leakage, which seriously affects the electrical performance of the semiconductor device including the above-mentioned shallow trench isolation structure 115b

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Shallow groove isolation structure forming method
  • Shallow groove isolation structure forming method
  • Shallow groove isolation structure forming method

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0032] refer to Figure 6 , providing a semiconductor substrate 201, on which a pad oxide layer 203 and a mask layer 205a are sequentially formed from bottom to top.

[0033] In this embodiment, the material of the semiconductor substrate 201 is single crystal silicon or single crystal silicon germanium, or single crystal carbon-doped silicon; or may also include other materials, which are not limited in the present invention.

[0034] The mask layer 205a is a single-layer structure, and the material of the mask layer 205a is silicon nitride or polysilicon.

[0035] The material of the pad oxide layer 203 is silicon oxide, which can be formed by a thermal oxidation process or a chemical vapor deposition process. The pad oxide layer 203 is used to repair defects existing on the surface of the semiconductor substrate 201, improve the degree of bonding between the mask layer 205a and the semiconductor substrate 201, and prevent the mask layer 205a from being well bonded to the s...

no. 2 example

[0055] refer to Figure 12 , providing a semiconductor substrate 301, on which a pad oxide layer 303 and a mask layer 305a are sequentially formed from bottom to top, and an opening 311 exposing the pad oxide layer 303 is formed in the mask layer 305a .

[0056] refer to Figure 13 ,right Figure 12 The mask layer 305a on both sides of the opening 311 is etched, so that the edge of the opening 311 is arc-shaped. That is, the edge of the etched mask layer 305b is arc-shaped.

[0057] In this embodiment, the method of etching the mask layer 305 a on both sides of the opening 311 is dry etching. If the etching gas can be used as CF 4 、CHF 3 , Ar, He and O 2 Mixed gas, CF 4 The flow rate is 50sccm~500sccm, CHF 3 The flow rate of Ar is 50sccm~500sccm, the flow rate of Ar is 100sccm~500sccm, the flow rate of He is 50sccm~500sccm, O 2 The flow rate is 10sccm~100sccm, the power supply is 100W~1000W, the bias source power is 100W~1000W, and the etching time is 10s~300s. But ...

no. 3 example

[0064] refer to Figure 16 A semiconductor substrate 401 is provided, and a pad oxide layer 403 and a mask layer are sequentially formed on the semiconductor substrate 401 from bottom to top.

[0065] In this embodiment, the mask layer has a double-layer structure, and the mask layer includes a first mask layer 405a on the pad oxide layer 403 and a second mask layer on the first mask layer 405a 409a.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A shallow groove isolation structure forming method comprises providing a semiconductor substrate; forming into a substrate oxidation layer on the semiconductor substrate; forming into a mask layer on the substrate oxidation layer; etching the mask layer and forming into an opening which penetrates through the mask layer; performing oxidation treatment on the lateral wall of the opening and forming into an oxidation layer; etching the oxidation layer, the mask layer, the substrate oxidation layer and the semiconductor until the remaining partial thickness mask layer and the oxidation layer which is arranged on the lateral wall of the mask layer and forming into an isolation groove; forming into a shallow groove isolation structure inside the isolation groove. The shallow groove isolation structure forming method has the advantages of avoiding a groove is formed in a joint between the shallow groove isolation structure and the semiconductor, improving the shape of the formed shallow groove isolation structure and accordingly improves the electrical performance of a semiconductor device which comprises the formed shallow groove isolation structure.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a method for forming a shallow trench isolation structure. Background technique [0002] As semiconductor technology enters the deep sub-micron era, components below 0.18 microns (such as between active regions of CMOS integrated circuits) mostly use shallow trench isolation structures (STI) for lateral isolation. [0003] The shallow trench isolation structure is a device isolation technology, and its specific process includes: reference figure 1 , providing a semiconductor substrate 101, on which a pad oxide layer 103, a hard mask layer 105, and a mask layer 109 are sequentially formed on the semiconductor substrate 101 from bottom to top, and a hard mask layer exposed in the mask layer 109 is formed. The opening 111 of the mold layer 105, the opening 111 has a shape corresponding to the isolation structure defining the active region; refer to figure 2 ,by figure 1 T...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/762
CPCH01L21/76224
Inventor 张海洋张翼英
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products