Thin film transistor and preparation method thereof, array substrate and preparation method thereof and display device
A technology for thin film transistors and array substrates, applied in the display field, can solve the problems of low process yield, high fabrication cost of array substrates, long process time, etc., and achieve the effects of simplifying structure and manufacturing process, reducing impedance, and reducing parasitic capacitance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0079] Example 1:
[0080] This embodiment provides a thin film transistor and a method for manufacturing a corresponding thin film transistor.
[0081] Such as Figure 2A with Figure 2B As shown, the thin film transistor includes a gate 7, a source 9, a drain 10, an active layer 4 and a gate insulating layer 6, wherein the gate insulating layer 6 is disposed above the active layer 4, and the gate 7, The source electrode 9 and the drain electrode 10 are arranged in the same layer above the gate insulating layer 6, the active layer 4 and the source electrode 9 are connected by a first connecting electrode 12b, and the active layer 4 and the drain electrode 10 are connected by a second connecting electrode 12c .
[0082] It should be understood here that in the present invention, "same layer" refers to a layer structure formed by using the same film forming process to form a film layer for forming a specific pattern, and then using the same mask to form a patterning process; The pat...
Example Embodiment
[0119] Example 2
[0120] This embodiment provides an array substrate and a preparation method of the corresponding array substrate. The array substrate includes the thin film transistor in Embodiment 1.
[0121] Such as Figure 4 As shown in Example 1 Figure 3F Based on the thin film transistor shown, the array substrate of this embodiment further includes a passivation layer 11 and a pixel electrode 12. The passivation layer 11 is partially disposed above the drain 10 and formed on the side of the drain 10 close to the gate 7. The mating drain contact region 10b; the pixel electrode 12 is connected to the drain 10 by overlapping the mating drain contact region 10b and the drain contact region 4c (see Figure 5C , Figure 4 The mating source contact area 9c and the source contact area 4b, the mating drain contact area 10b and the drain contact area 4c are covered by the first connection electrode 12b and the second connection electrode 12c, respectively, so they are not shown in ...
Example Embodiment
[0156] Example 3
[0157] This embodiment provides a display device, which includes the array substrate in the second embodiment.
[0158] According to the structure of the array substrate, the display device may be a liquid crystal display device or an organic electroluminescent diode display device. That is, the display device can be any product or component with display function such as liquid crystal panel, electronic paper, OLED panel, mobile phone, tablet computer, television, monitor, notebook computer, digital photo frame, navigator, etc.
[0159] The display device is formed by using a low-temperature polysilicon array substrate, has a better display effect, and has a low manufacturing cost.
PUM
Property | Measurement | Unit |
---|---|---|
Thickness | aaaaa | aaaaa |
Thickness | aaaaa | aaaaa |
Thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap