Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for forming semiconductor structure

A technology of semiconductor and gate structure, which is applied in the field of formation of semiconductor structures, can solve problems such as the performance degradation of fin field effect transistors and the difficulty of fin field effect transistor technology, and achieve the effect of reducing the thickness of the dielectric layer

Active Publication Date: 2015-03-18
SEMICON MFG INT (SHANGHAI) CORP
View PDF4 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, as the process node shrinks, the difficulty of forming the fin field effect transistor increases, resulting in a decrease in the performance of the formed fin field effect transistor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for forming semiconductor structure
  • Method for forming semiconductor structure
  • Method for forming semiconductor structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] As mentioned in the background art, the process of forming the fin field effect transistor in the prior art is relatively difficult, and the formed fin field effect transistor has poor performance.

[0031] As the process node shrinks, the size of the fins and the distance between adjacent fins also shrink accordingly, resulting in poor quality of the gate dielectric layer and gate electrode layer formed on the sidewalls and top surfaces of the fins. Please continue to refer figure 1 The method for forming a gate structure on the surface of the fin in the prior art includes: using a deposition process to form a gate dielectric film on the surface of the dielectric layer 11, and the sidewall and top surface of the fin 14; forming a gate electrode on the surface of the gate dielectric film Thin film: using an anisotropic dry etching process to etch part of the gate electrode film and gate dielectric film until the top and sidewall surfaces of the fin 14 and the surface of...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for forming a semiconductor structure comprises the following steps: a substrate is provided, wherein the surface of the substrate is provided with a mask layer which exposes part of the surface of the substrate; part of the substrate is etched with the mask layer as a mask, openings are formed in the substrate, and a fin part is formed on the substrate between every two adjacent openings; a dielectric layer filing each opening is formed in the opening; and part of the dielectric layers and part of the fin parts are etched by a back-etching process to make the surfaces of the dielectric layers lower than the top surfaces of the fin parts, the side walls of the fin parts inclined relative to the surface of the substrate, and the top size of the fin parts smaller than the bottom size. The method for forming a semiconductor structure is simple, the size of a semiconductor structure formed by the method is accurate and easy to control, and the performance of a fin type field effect transistor formed by the semiconductor structure is improved.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a method for forming a semiconductor structure. Background technique [0002] With the rapid development of semiconductor manufacturing technology, semiconductor devices are developing towards higher element density and higher integration. As the most basic semiconductor device, transistors are currently being widely used. Therefore, with the increase of component density and integration of semiconductor devices, the gate size of planar transistors is getting shorter and shorter. The ability of traditional planar transistors to control channel current Weakened, resulting in short channel effect, resulting in leakage current, and ultimately affecting the electrical performance of semiconductor devices. [0003] In order to overcome the short channel effect of the transistor and suppress the leakage current, the prior art proposes a Fin Field Effect Transistor ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/336
CPCH01L29/66795
Inventor 张翼英何其暘
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com