A kind of semiconductor device and its manufacturing method, electronic device
A manufacturing method and semiconductor technology, which is applied in semiconductor devices, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problem of poor off-state characteristics of MOSFET devices, short channel effects, lower leakage-induced barriers, and increased static power consumption etc. to achieve the effect of reducing the degradation of carrier mobility, reducing the channel electric field, and reducing the leakage current
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0052] Figure 2a-Figure 2o A cross-sectional view of a device obtained in various steps in the process flow for manufacturing a semiconductor device according to an embodiment of the present invention. The following will refer to and Figure 2a-Figure 2o The manufacturing method of the semiconductor device of the present invention is described in detail.
[0053] First, if Figure 2a As shown, a semiconductor substrate 200 is provided, an insulating layer 201 and a patterned mask layer 202 are formed on the semiconductor substrate 200, and the semiconductor substrate 200 is etched using the patterned mask layer 202 as a mask, to form trenches 203 .
[0054] The semiconductor substrate 200 may be at least one of the materials mentioned below: silicon, germanium. In addition, other devices, such as PMOS and NMOS transistors, may be formed on the semiconductor substrate. An isolation structure may be formed in the semiconductor substrate, and the isolation structure is a sh...
Embodiment 2
[0082] The present invention also provides a semiconductor device 300 manufactured by the method described in Embodiment 1, including: a semiconductor substrate 200, an insulating layer 201 having a trench 203 is formed on the semiconductor substrate 200, and an insulating layer 201 is formed in the trench 203 region. The channel region 205, the gate oxide layer 207 and the gate 215, and the source 218A and drain 218B located on both sides of the gate 215; wherein, the surface layer of the semiconductor substrate 200 corresponding to the bottom of the trench 203 forms a heavily doped region 204 ; the source 218A and the drain 218B form Schottky contacts with the channel region 205 .
[0083] Preferably, the source 218A and the drain 218B are metal silicides, such as PtSi or ErSi 2。
[0084] Preferably, the channel region 205 is an undoped layer or a lightly doped layer.
[0085] Preferably, the heavily doped region 204 is a P-type heavily doped region.
[0086] In addition,...
Embodiment 3
[0090] The present invention further provides an electronic device including the aforementioned semiconductor device. Figure 4 It is a schematic structural diagram of an electronic device according to an embodiment of the present invention. Due to the inclusion of the aforementioned semiconductor device, the self-heating effect, leakage-induced barrier lowering effect and sub-threshold characteristics of the device can be improved, and the electronic device also has the above-mentioned advantages.
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


