CPU+FPGA-based heterogeneous computing system and acceleration method thereof

A computing system and heterogeneous technology, applied in the field of heterogeneous computing, can solve the problems of unable to meet the computing needs of large-scale computing tasks, limited acceleration capabilities, and limited acceleration performance, so as to shorten execution time, improve throughput, and improve computing performance effect

Inactive Publication Date: 2018-11-09
SHANDONG CHAOYUE DATA CONTROL ELECTRONICS CO LTD
View PDF7 Cites 33 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Traditional CPU+FPGA heterogeneous computing generally uses an FPGA computing card, which has limited acceleration capabilities and cannot meet the computing needs of some large-scale computing tasks.
Therefore, the present invention proposes a heterogeneous...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CPU+FPGA-based heterogeneous computing system and acceleration method thereof
  • CPU+FPGA-based heterogeneous computing system and acceleration method thereof
  • CPU+FPGA-based heterogeneous computing system and acceleration method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0035] The present embodiment proposes a heterogeneous computing system based on CPU+FPGA, and the CPU+FPGA heterogeneous computing system uses the OpenCL programming model for programming; its system architecture includes: a CPU main control unit and several FPGA acceleration units; the FPGA acceleration unit Interconnect and communicate with the CPU main control unit through the PCIe-DMA bus;

[0036] The CPU main control unit is responsible for logic judgment, management control, and allocates calculation tasks to the FPGA acceleration unit; the FPGA acceleration unit is provided with multiple, responsible for accelerating the calculation task; between a plurality of FPGA acceleration units, the SRIO bus is used Internet communication;

[0037] The FPGA acceleration unit is internally divided into two parts, a static area and a dynamic reconfigurable area; the static area is responsible for realizing functions such as PCIe-DMA communication, SRIO communication, and a DDR co...

Embodiment 2

[0045] A heterogeneous computing system based on CPU+FPGA proposed in this embodiment is another specific implementation of the present invention. On the basis of the heterogeneous computing system based on CPU+FPGA in Embodiment 1, in order to meet the requirements of different types of computing tasks , the FPGA acceleration unit is configured into multiple acceleration modes, including: parallel acceleration mode, pipeline acceleration mode, pipeline and parallel hybrid acceleration mode; realizing parallel acceleration processing and pipeline acceleration processing of computing tasks, which can greatly improve the throughput of task processing Rate.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a CPU+FPGA-based heterogeneous computing system, and relates to the technical field of heterogeneous computing. According to the system, multiple FPGA acceleration units cooperate with a CPU main control unit to complete a same computing task; the CPU main control unit is responsible for logic judgement and management control, and distributing computing tasks to the FPGA acceleration units; the FPGA acceleration units are responsible for accelerating the computing tasks; each FPGA acceleration unit is internally divided into a static area and a dynamic reconfigurable area; the static areas are responsible for realizing PCIe-DMA communication, SRIO communication and DDR control; and the dynamic reconfigurable areas are responsible for executing kernel functions distributed by the CPU main control unit and accelerating the computing tasks. The system is capable of carrying out parallel acceleration and assembly line acceleration on computing tasks in different task types, so as to greatly enhance the task processing throughout, shorten the task execution time and greatly improve the computing performance of computers.

Description

technical field [0001] The invention relates to the technical field of heterogeneous computing, in particular to a heterogeneous computing system based on CPU+FPGA and an acceleration method thereof. Background technique [0002] Big data refers to a collection of data that cannot be captured, managed and processed by conventional software tools within a certain period of time. It is a massive and high-growth data that requires a new processing model to have stronger decision-making power, insight discovery and process optimization capabilities. efficiency and diversification of information assets. Big data is not suitable for random analysis sampling survey, but all data is used for analysis and processing. Big data has the following characteristics: Volume (mass), Velocity (high speed), Variety (variety), Value (low value density), Veracity (authenticity). [0003] Artificial Intelligence (AI for short) is a new technology science that studies and develops theories, meth...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F15/78
CPCG06F15/7871
Inventor 彭福来于治楼陈乃阔
Owner SHANDONG CHAOYUE DATA CONTROL ELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap